Something went wrong. Try again.
(I'm so sorry!) Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
Something went wrong. Try again.
12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800/* SPDX-License-Identifier: GPL-2.0-or-later *//* * TI Palmas * * Copyright 2011-2013 Texas Instruments Inc. * * Author: Graeme Gregory <gg@slimlogic.co.uk> * Author: Ian Lartey <ian@slimlogic.co.uk> */
#ifndef __LINUX_MFD_PALMAS_H#define __LINUX_MFD_PALMAS_H
#include <linux/usb/otg.h>#include <linux/leds.h>#include <linux/regmap.h>#include <linux/regulator/driver.h>#include <linux/extcon-provider.h>#include <linux/usb/phy_companion.h>
#define PALMAS_NUM_CLIENTS 3
/* The ID_REVISION NUMBERS */#define PALMAS_CHIP_OLD_ID 0x0000#define PALMAS_CHIP_ID 0xC035#define PALMAS_CHIP_CHARGER_ID 0xC036
#define TPS65917_RESERVED -1
#define is_palmas(a) (((a) == PALMAS_CHIP_OLD_ID) || \ ((a) == PALMAS_CHIP_ID))#define is_palmas_charger(a) ((a) == PALMAS_CHIP_CHARGER_ID)
/** * Palmas PMIC feature types * * PALMAS_PMIC_FEATURE_SMPS10_BOOST - used when the PMIC provides SMPS10_BOOST * regulator. * * PALMAS_PMIC_HAS(b, f) - macro to check if a bandgap device is capable of a * specific feature (above) or not. Return non-zero, if yes. */#define PALMAS_PMIC_FEATURE_SMPS10_BOOST BIT(0)#define PALMAS_PMIC_HAS(b, f) \ ((b)->features & PALMAS_PMIC_FEATURE_ ## f)
struct palmas_pmic;struct palmas_gpadc;struct palmas_resource;struct palmas_usb;struct palmas_pmic_driver_data;struct palmas_pmic_platform_data;
enum palmas_usb_state { PALMAS_USB_STATE_DISCONNECT, PALMAS_USB_STATE_VBUS, PALMAS_USB_STATE_ID,};
struct palmas { struct device *dev;
struct i2c_client *i2c_clients[PALMAS_NUM_CLIENTS]; struct regmap *regmap[PALMAS_NUM_CLIENTS];
/* Stored chip id */ int id;
unsigned int features; /* IRQ Data */ int irq; u32 irq_mask; struct mutex irq_lock; struct regmap_irq_chip_data *irq_data;
struct palmas_pmic_driver_data *pmic_ddata;
/* Child Devices */ struct palmas_pmic *pmic; struct palmas_gpadc *gpadc; struct palmas_resource *resource; struct palmas_usb *usb;
/* GPIO MUXing */ u8 gpio_muxed; u8 led_muxed; u8 pwm_muxed;};
#define PALMAS_EXT_REQ (PALMAS_EXT_CONTROL_ENABLE1 | \ PALMAS_EXT_CONTROL_ENABLE2 | \ PALMAS_EXT_CONTROL_NSLEEP)
struct palmas_sleep_requestor_info { int id; int reg_offset; int bit_pos;};
struct palmas_regs_info { const char *name; const char *sname; u8 vsel_addr; u8 ctrl_addr; u8 tstep_addr; int sleep_id;};
struct palmas_pmic_driver_data { int smps_start; int smps_end; int ldo_begin; int ldo_end; int max_reg; bool has_regen3; struct palmas_regs_info *palmas_regs_info; struct of_regulator_match *palmas_matches; struct palmas_sleep_requestor_info *sleep_req_info; int (*smps_register)(struct palmas_pmic *pmic, struct palmas_pmic_driver_data *ddata, struct palmas_pmic_platform_data *pdata, const char *pdev_name, struct regulator_config config); int (*ldo_register)(struct palmas_pmic *pmic, struct palmas_pmic_driver_data *ddata, struct palmas_pmic_platform_data *pdata, const char *pdev_name, struct regulator_config config);};
struct palmas_gpadc_platform_data { /* Channel 3 current source is only enabled during conversion */ int ch3_current; /* 0: off; 1: 10uA; 2: 400uA; 3: 800 uA */
/* Channel 0 current source can be used for battery detection. * If used for battery detection this will cause a permanent current * consumption depending on current level set here. */ int ch0_current; /* 0: off; 1: 5uA; 2: 15uA; 3: 20 uA */ bool extended_delay; /* use extended delay for conversion */
/* default BAT_REMOVAL_DAT setting on device probe */ int bat_removal;
/* Sets the START_POLARITY bit in the RT_CTRL register */ int start_polarity;
int auto_conversion_period_ms;};
struct palmas_reg_init { /* warm_rest controls the voltage levels after a warm reset * * 0: reload default values from OTP on warm reset * 1: maintain voltage from VSEL on warm reset */ int warm_reset;
/* roof_floor controls whether the regulator uses the i2c style * of DVS or uses the method where a GPIO or other control method is * attached to the NSLEEP/ENABLE1/ENABLE2 pins * * For SMPS * * 0: i2c selection of voltage * 1: pin selection of voltage. * * For LDO unused */ int roof_floor;
/* sleep_mode is the mode loaded to MODE_SLEEP bits as defined in * the data sheet. * * For SMPS * * 0: Off * 1: AUTO * 2: ECO * 3: Forced PWM * * For LDO * * 0: Off * 1: On */ int mode_sleep;
/* voltage_sel is the bitfield loaded onto the SMPSX_VOLTAGE * register. Set this is the default voltage set in OTP needs * to be overridden. */ u8 vsel;
};
enum palmas_regulators { /* SMPS regulators */ PALMAS_REG_SMPS12, PALMAS_REG_SMPS123, PALMAS_REG_SMPS3, PALMAS_REG_SMPS45, PALMAS_REG_SMPS457, PALMAS_REG_SMPS6, PALMAS_REG_SMPS7, PALMAS_REG_SMPS8, PALMAS_REG_SMPS9, PALMAS_REG_SMPS10_OUT2, PALMAS_REG_SMPS10_OUT1, /* LDO regulators */ PALMAS_REG_LDO1, PALMAS_REG_LDO2, PALMAS_REG_LDO3, PALMAS_REG_LDO4, PALMAS_REG_LDO5, PALMAS_REG_LDO6, PALMAS_REG_LDO7, PALMAS_REG_LDO8, PALMAS_REG_LDO9, PALMAS_REG_LDOLN, PALMAS_REG_LDOUSB, /* External regulators */ PALMAS_REG_REGEN1, PALMAS_REG_REGEN2, PALMAS_REG_REGEN3, PALMAS_REG_SYSEN1, PALMAS_REG_SYSEN2, /* Total number of regulators */ PALMAS_NUM_REGS,};
enum tps65917_regulators { /* SMPS regulators */ TPS65917_REG_SMPS1, TPS65917_REG_SMPS2, TPS65917_REG_SMPS3, TPS65917_REG_SMPS4, TPS65917_REG_SMPS5, TPS65917_REG_SMPS12, /* LDO regulators */ TPS65917_REG_LDO1, TPS65917_REG_LDO2, TPS65917_REG_LDO3, TPS65917_REG_LDO4, TPS65917_REG_LDO5, TPS65917_REG_REGEN1, TPS65917_REG_REGEN2, TPS65917_REG_REGEN3,
/* Total number of regulators */ TPS65917_NUM_REGS,};
/* External control signal name */enum { PALMAS_EXT_CONTROL_ENABLE1 = 0x1, PALMAS_EXT_CONTROL_ENABLE2 = 0x2, PALMAS_EXT_CONTROL_NSLEEP = 0x4,};
/* * Palmas device resources can be controlled externally for * enabling/disabling it rather than register write through i2c. * Add the external controlled requestor ID for different resources. */enum palmas_external_requestor_id { PALMAS_EXTERNAL_REQSTR_ID_REGEN1, PALMAS_EXTERNAL_REQSTR_ID_REGEN2, PALMAS_EXTERNAL_REQSTR_ID_SYSEN1, PALMAS_EXTERNAL_REQSTR_ID_SYSEN2, PALMAS_EXTERNAL_REQSTR_ID_CLK32KG, PALMAS_EXTERNAL_REQSTR_ID_CLK32KGAUDIO, PALMAS_EXTERNAL_REQSTR_ID_REGEN3, PALMAS_EXTERNAL_REQSTR_ID_SMPS12, PALMAS_EXTERNAL_REQSTR_ID_SMPS3, PALMAS_EXTERNAL_REQSTR_ID_SMPS45, PALMAS_EXTERNAL_REQSTR_ID_SMPS6, PALMAS_EXTERNAL_REQSTR_ID_SMPS7, PALMAS_EXTERNAL_REQSTR_ID_SMPS8, PALMAS_EXTERNAL_REQSTR_ID_SMPS9, PALMAS_EXTERNAL_REQSTR_ID_SMPS10, PALMAS_EXTERNAL_REQSTR_ID_LDO1, PALMAS_EXTERNAL_REQSTR_ID_LDO2, PALMAS_EXTERNAL_REQSTR_ID_LDO3, PALMAS_EXTERNAL_REQSTR_ID_LDO4, PALMAS_EXTERNAL_REQSTR_ID_LDO5, PALMAS_EXTERNAL_REQSTR_ID_LDO6, PALMAS_EXTERNAL_REQSTR_ID_LDO7, PALMAS_EXTERNAL_REQSTR_ID_LDO8, PALMAS_EXTERNAL_REQSTR_ID_LDO9, PALMAS_EXTERNAL_REQSTR_ID_LDOLN, PALMAS_EXTERNAL_REQSTR_ID_LDOUSB,
/* Last entry */ PALMAS_EXTERNAL_REQSTR_ID_MAX,};
enum tps65917_external_requestor_id { TPS65917_EXTERNAL_REQSTR_ID_REGEN1, TPS65917_EXTERNAL_REQSTR_ID_REGEN2, TPS65917_EXTERNAL_REQSTR_ID_REGEN3, TPS65917_EXTERNAL_REQSTR_ID_SMPS1, TPS65917_EXTERNAL_REQSTR_ID_SMPS2, TPS65917_EXTERNAL_REQSTR_ID_SMPS3, TPS65917_EXTERNAL_REQSTR_ID_SMPS4, TPS65917_EXTERNAL_REQSTR_ID_SMPS5, TPS65917_EXTERNAL_REQSTR_ID_SMPS12, TPS65917_EXTERNAL_REQSTR_ID_LDO1, TPS65917_EXTERNAL_REQSTR_ID_LDO2, TPS65917_EXTERNAL_REQSTR_ID_LDO3, TPS65917_EXTERNAL_REQSTR_ID_LDO4, TPS65917_EXTERNAL_REQSTR_ID_LDO5, /* Last entry */ TPS65917_EXTERNAL_REQSTR_ID_MAX,};
struct palmas_pmic_platform_data { /* An array of pointers to regulator init data indexed by regulator * ID */ struct regulator_init_data *reg_data[PALMAS_NUM_REGS];
/* An array of pointers to structures containing sleep mode and DVS * configuration for regulators indexed by ID */ struct palmas_reg_init *reg_init[PALMAS_NUM_REGS];
/* use LDO6 for vibrator control */ int ldo6_vibrator;
/* Enable tracking mode of LDO8 */ bool enable_ldo8_tracking;};
struct palmas_usb_platform_data { /* Do we enable the wakeup comparator on probe */ int wakeup;};
struct palmas_resource_platform_data { int regen1_mode_sleep; int regen2_mode_sleep; int sysen1_mode_sleep; int sysen2_mode_sleep;
/* bitfield to be loaded to NSLEEP_RES_ASSIGN */ u8 nsleep_res; /* bitfield to be loaded to NSLEEP_SMPS_ASSIGN */ u8 nsleep_smps; /* bitfield to be loaded to NSLEEP_LDO_ASSIGN1 */ u8 nsleep_ldo1; /* bitfield to be loaded to NSLEEP_LDO_ASSIGN2 */ u8 nsleep_ldo2;
/* bitfield to be loaded to ENABLE1_RES_ASSIGN */ u8 enable1_res; /* bitfield to be loaded to ENABLE1_SMPS_ASSIGN */ u8 enable1_smps; /* bitfield to be loaded to ENABLE1_LDO_ASSIGN1 */ u8 enable1_ldo1; /* bitfield to be loaded to ENABLE1_LDO_ASSIGN2 */ u8 enable1_ldo2;
/* bitfield to be loaded to ENABLE2_RES_ASSIGN */ u8 enable2_res; /* bitfield to be loaded to ENABLE2_SMPS_ASSIGN */ u8 enable2_smps; /* bitfield to be loaded to ENABLE2_LDO_ASSIGN1 */ u8 enable2_ldo1; /* bitfield to be loaded to ENABLE2_LDO_ASSIGN2 */ u8 enable2_ldo2;};
struct palmas_clk_platform_data { int clk32kg_mode_sleep; int clk32kgaudio_mode_sleep;};
struct palmas_platform_data { int irq_flags; int gpio_base;
/* bit value to be loaded to the POWER_CTRL register */ u8 power_ctrl;
/* * boolean to select if we want to configure muxing here * then the two value to load into the registers if true */ int mux_from_pdata; u8 pad1, pad2; bool pm_off;
struct palmas_pmic_platform_data *pmic_pdata; struct palmas_gpadc_platform_data *gpadc_pdata; struct palmas_usb_platform_data *usb_pdata; struct palmas_resource_platform_data *resource_pdata; struct palmas_clk_platform_data *clk_pdata;};
struct palmas_gpadc_calibration { s32 gain; s32 gain_error; s32 offset_error;};
#define PALMAS_DATASHEET_NAME(_name) "palmas-gpadc-chan-"#_name
struct palmas_gpadc_result { s32 raw_code; s32 corrected_code; s32 result;};
#define PALMAS_MAX_CHANNELS 16
/* Define the tps65917 IRQ numbers */enum tps65917_irqs { /* INT1 registers */ TPS65917_RESERVED1, TPS65917_PWRON_IRQ, TPS65917_LONG_PRESS_KEY_IRQ, TPS65917_RESERVED2, TPS65917_PWRDOWN_IRQ, TPS65917_HOTDIE_IRQ, TPS65917_VSYS_MON_IRQ, TPS65917_RESERVED3, /* INT2 registers */ TPS65917_RESERVED4, TPS65917_OTP_ERROR_IRQ, TPS65917_WDT_IRQ, TPS65917_RESERVED5, TPS65917_RESET_IN_IRQ, TPS65917_FSD_IRQ, TPS65917_SHORT_IRQ, TPS65917_RESERVED6, /* INT3 registers */ TPS65917_GPADC_AUTO_0_IRQ, TPS65917_GPADC_AUTO_1_IRQ, TPS65917_GPADC_EOC_SW_IRQ, TPS65917_RESREVED6, TPS65917_RESERVED7, TPS65917_RESERVED8, TPS65917_RESERVED9, TPS65917_VBUS_IRQ, /* INT4 registers */ TPS65917_GPIO_0_IRQ, TPS65917_GPIO_1_IRQ, TPS65917_GPIO_2_IRQ, TPS65917_GPIO_3_IRQ, TPS65917_GPIO_4_IRQ, TPS65917_GPIO_5_IRQ, TPS65917_GPIO_6_IRQ, TPS65917_RESERVED10, /* Total Number IRQs */ TPS65917_NUM_IRQ,};
/* Define the palmas IRQ numbers */enum palmas_irqs { /* INT1 registers */ PALMAS_CHARG_DET_N_VBUS_OVV_IRQ, PALMAS_PWRON_IRQ, PALMAS_LONG_PRESS_KEY_IRQ, PALMAS_RPWRON_IRQ, PALMAS_PWRDOWN_IRQ, PALMAS_HOTDIE_IRQ, PALMAS_VSYS_MON_IRQ, PALMAS_VBAT_MON_IRQ, /* INT2 registers */ PALMAS_RTC_ALARM_IRQ, PALMAS_RTC_TIMER_IRQ, PALMAS_WDT_IRQ, PALMAS_BATREMOVAL_IRQ, PALMAS_RESET_IN_IRQ, PALMAS_FBI_BB_IRQ, PALMAS_SHORT_IRQ, PALMAS_VAC_ACOK_IRQ, /* INT3 registers */ PALMAS_GPADC_AUTO_0_IRQ, PALMAS_GPADC_AUTO_1_IRQ, PALMAS_GPADC_EOC_SW_IRQ, PALMAS_GPADC_EOC_RT_IRQ, PALMAS_ID_OTG_IRQ, PALMAS_ID_IRQ, PALMAS_VBUS_OTG_IRQ, PALMAS_VBUS_IRQ, /* INT4 registers */ PALMAS_GPIO_0_IRQ, PALMAS_GPIO_1_IRQ, PALMAS_GPIO_2_IRQ, PALMAS_GPIO_3_IRQ, PALMAS_GPIO_4_IRQ, PALMAS_GPIO_5_IRQ, PALMAS_GPIO_6_IRQ, PALMAS_GPIO_7_IRQ, /* Total Number IRQs */ PALMAS_NUM_IRQ,};
/* Palmas GPADC Channels */enum { PALMAS_ADC_CH_IN0, PALMAS_ADC_CH_IN1, PALMAS_ADC_CH_IN2, PALMAS_ADC_CH_IN3, PALMAS_ADC_CH_IN4, PALMAS_ADC_CH_IN5, PALMAS_ADC_CH_IN6, PALMAS_ADC_CH_IN7, PALMAS_ADC_CH_IN8, PALMAS_ADC_CH_IN9, PALMAS_ADC_CH_IN10, PALMAS_ADC_CH_IN11, PALMAS_ADC_CH_IN12, PALMAS_ADC_CH_IN13, PALMAS_ADC_CH_IN14, PALMAS_ADC_CH_IN15, PALMAS_ADC_CH_MAX,};
/* Palmas GPADC Channel0 Current Source */enum { PALMAS_ADC_CH0_CURRENT_SRC_0, PALMAS_ADC_CH0_CURRENT_SRC_5, PALMAS_ADC_CH0_CURRENT_SRC_15, PALMAS_ADC_CH0_CURRENT_SRC_20,};
/* Palmas GPADC Channel3 Current Source */enum { PALMAS_ADC_CH3_CURRENT_SRC_0, PALMAS_ADC_CH3_CURRENT_SRC_10, PALMAS_ADC_CH3_CURRENT_SRC_400, PALMAS_ADC_CH3_CURRENT_SRC_800,};
struct palmas_pmic { struct palmas *palmas; struct device *dev; struct regulator_desc desc[PALMAS_NUM_REGS]; struct mutex mutex;
int smps123; int smps457; int smps12;
int range[PALMAS_REG_SMPS10_OUT1]; unsigned int ramp_delay[PALMAS_REG_SMPS10_OUT1]; unsigned int current_reg_mode[PALMAS_REG_SMPS10_OUT1];};
struct palmas_resource { struct palmas *palmas; struct device *dev;};
struct palmas_usb { struct palmas *palmas; struct device *dev;
struct extcon_dev *edev;
int id_otg_irq; int id_irq; int vbus_otg_irq; int vbus_irq;
int gpio_id_irq; int gpio_vbus_irq; struct gpio_desc *id_gpiod; struct gpio_desc *vbus_gpiod; unsigned long sw_debounce_jiffies; struct delayed_work wq_detectid;
enum palmas_usb_state linkstat; int wakeup; bool enable_vbus_detection; bool enable_id_detection; bool enable_gpio_id_detection; bool enable_gpio_vbus_detection;};
#define comparator_to_palmas(x) container_of((x), struct palmas_usb, comparator)
enum usb_irq_events { /* Wakeup events from INT3 */ PALMAS_USB_ID_WAKEPUP, PALMAS_USB_VBUS_WAKEUP,
/* ID_OTG_EVENTS */ PALMAS_USB_ID_GND, N_PALMAS_USB_ID_GND, PALMAS_USB_ID_C, N_PALMAS_USB_ID_C, PALMAS_USB_ID_B, N_PALMAS_USB_ID_B, PALMAS_USB_ID_A, N_PALMAS_USB_ID_A, PALMAS_USB_ID_FLOAT, N_PALMAS_USB_ID_FLOAT,
/* VBUS_OTG_EVENTS */ PALMAS_USB_VB_SESS_END, N_PALMAS_USB_VB_SESS_END, PALMAS_USB_VB_SESS_VLD, N_PALMAS_USB_VB_SESS_VLD, PALMAS_USB_VA_SESS_VLD, N_PALMAS_USB_VA_SESS_VLD, PALMAS_USB_VA_VBUS_VLD, N_PALMAS_USB_VA_VBUS_VLD, PALMAS_USB_VADP_SNS, N_PALMAS_USB_VADP_SNS, PALMAS_USB_VADP_PRB, N_PALMAS_USB_VADP_PRB, PALMAS_USB_VOTG_SESS_VLD, N_PALMAS_USB_VOTG_SESS_VLD,};
/* defines so we can store the mux settings */#define PALMAS_GPIO_0_MUXED (1 << 0)#define PALMAS_GPIO_1_MUXED (1 << 1)#define PALMAS_GPIO_2_MUXED (1 << 2)#define PALMAS_GPIO_3_MUXED (1 << 3)#define PALMAS_GPIO_4_MUXED (1 << 4)#define PALMAS_GPIO_5_MUXED (1 << 5)#define PALMAS_GPIO_6_MUXED (1 << 6)#define PALMAS_GPIO_7_MUXED (1 << 7)
#define PALMAS_LED1_MUXED (1 << 0)#define PALMAS_LED2_MUXED (1 << 1)
#define PALMAS_PWM1_MUXED (1 << 0)#define PALMAS_PWM2_MUXED (1 << 1)
/* helper macro to get correct slave number */#define PALMAS_BASE_TO_SLAVE(x) ((x >> 8) - 1)#define PALMAS_BASE_TO_REG(x, y) ((x & 0xFF) + y)
/* Base addresses of IP blocks in Palmas */#define PALMAS_SMPS_DVS_BASE 0x020#define PALMAS_RTC_BASE 0x100#define PALMAS_VALIDITY_BASE 0x118#define PALMAS_SMPS_BASE 0x120#define PALMAS_LDO_BASE 0x150#define PALMAS_DVFS_BASE 0x180#define PALMAS_PMU_CONTROL_BASE 0x1A0#define PALMAS_RESOURCE_BASE 0x1D4#define PALMAS_PU_PD_OD_BASE 0x1F0#define PALMAS_LED_BASE 0x200#define PALMAS_INTERRUPT_BASE 0x210#define PALMAS_USB_OTG_BASE 0x250#define PALMAS_VIBRATOR_BASE 0x270#define PALMAS_GPIO_BASE 0x280#define PALMAS_USB_BASE 0x290#define PALMAS_GPADC_BASE 0x2C0#define PALMAS_TRIM_GPADC_BASE 0x3CD
/* Registers for function RTC */#define PALMAS_SECONDS_REG 0x00#define PALMAS_MINUTES_REG 0x01#define PALMAS_HOURS_REG 0x02#define PALMAS_DAYS_REG 0x03#define PALMAS_MONTHS_REG 0x04#define PALMAS_YEARS_REG 0x05#define PALMAS_WEEKS_REG 0x06#define PALMAS_ALARM_SECONDS_REG 0x08#define PALMAS_ALARM_MINUTES_REG 0x09#define PALMAS_ALARM_HOURS_REG 0x0A#define PALMAS_ALARM_DAYS_REG 0x0B#define PALMAS_ALARM_MONTHS_REG 0x0C#define PALMAS_ALARM_YEARS_REG 0x0D#define PALMAS_RTC_CTRL_REG 0x10#define PALMAS_RTC_STATUS_REG 0x11#define PALMAS_RTC_INTERRUPTS_REG 0x12#define PALMAS_RTC_COMP_LSB_REG 0x13#define PALMAS_RTC_COMP_MSB_REG 0x14#define PALMAS_RTC_RES_PROG_REG 0x15#define PALMAS_RTC_RESET_STATUS_REG 0x16
/* Bit definitions for SECONDS_REG */#define PALMAS_SECONDS_REG_SEC1_MASK 0x70#define PALMAS_SECONDS_REG_SEC1_SHIFT 0x04#define PALMAS_SECONDS_REG_SEC0_MASK 0x0F#define PALMAS_SECONDS_REG_SEC0_SHIFT 0x00
/* Bit definitions for MINUTES_REG */#define PALMAS_MINUTES_REG_MIN1_MASK 0x70#define PALMAS_MINUTES_REG_MIN1_SHIFT 0x04#define PALMAS_MINUTES_REG_MIN0_MASK 0x0F#define PALMAS_MINUTES_REG_MIN0_SHIFT 0x00
/* Bit definitions for HOURS_REG */#define PALMAS_HOURS_REG_PM_NAM 0x80#define PALMAS_HOURS_REG_PM_NAM_SHIFT 0x07#define PALMAS_HOURS_REG_HOUR1_MASK 0x30#define PALMAS_HOURS_REG_HOUR1_SHIFT 0x04#define PALMAS_HOURS_REG_HOUR0_MASK 0x0F#define PALMAS_HOURS_REG_HOUR0_SHIFT 0x00
/* Bit definitions for DAYS_REG */#define PALMAS_DAYS_REG_DAY1_MASK 0x30#define PALMAS_DAYS_REG_DAY1_SHIFT 0x04#define PALMAS_DAYS_REG_DAY0_MASK 0x0F#define PALMAS_DAYS_REG_DAY0_SHIFT 0x00
/* Bit definitions for MONTHS_REG */#define PALMAS_MONTHS_REG_MONTH1 0x10#define PALMAS_MONTHS_REG_MONTH1_SHIFT 0x04#define PALMAS_MONTHS_REG_MONTH0_MASK 0x0F#define PALMAS_MONTHS_REG_MONTH0_SHIFT 0x00
/* Bit definitions for YEARS_REG */#define PALMAS_YEARS_REG_YEAR1_MASK 0xf0#define PALMAS_YEARS_REG_YEAR1_SHIFT 0x04#define PALMAS_YEARS_REG_YEAR0_MASK 0x0F#define PALMAS_YEARS_REG_YEAR0_SHIFT 0x00
/* Bit definitions for WEEKS_REG */#define PALMAS_WEEKS_REG_WEEK_MASK 0x07#define PALMAS_WEEKS_REG_WEEK_SHIFT 0x00
/* Bit definitions for ALARM_SECONDS_REG */#define PALMAS_ALARM_SECONDS_REG_ALARM_SEC1_MASK 0x70#define PALMAS_ALARM_SECONDS_REG_ALARM_SEC1_SHIFT 0x04#define PALMAS_ALARM_SECONDS_REG_ALARM_SEC0_MASK 0x0F#define PALMAS_ALARM_SECONDS_REG_ALARM_SEC0_SHIFT 0x00
/* Bit definitions for ALARM_MINUTES_REG */#define PALMAS_ALARM_MINUTES_REG_ALARM_MIN1_MASK 0x70#define PALMAS_ALARM_MINUTES_REG_ALARM_MIN1_SHIFT 0x04#define PALMAS_ALARM_MINUTES_REG_ALARM_MIN0_MASK 0x0F#define PALMAS_ALARM_MINUTES_REG_ALARM_MIN0_SHIFT 0x00
/* Bit definitions for ALARM_HOURS_REG */#define PALMAS_ALARM_HOURS_REG_ALARM_PM_NAM 0x80#define PALMAS_ALARM_HOURS_REG_ALARM_PM_NAM_SHIFT 0x07#define PALMAS_ALARM_HOURS_REG_ALARM_HOUR1_MASK 0x30#define PALMAS_ALARM_HOURS_REG_ALARM_HOUR1_SHIFT 0x04#define PALMAS_ALARM_HOURS_REG_ALARM_HOUR0_MASK 0x0F#define PALMAS_ALARM_HOURS_REG_ALARM_HOUR0_SHIFT 0x00
/* Bit definitions for ALARM_DAYS_REG */#define PALMAS_ALARM_DAYS_REG_ALARM_DAY1_MASK 0x30#define PALMAS_ALARM_DAYS_REG_ALARM_DAY1_SHIFT 0x04#define PALMAS_ALARM_DAYS_REG_ALARM_DAY0_MASK 0x0F#define PALMAS_ALARM_DAYS_REG_ALARM_DAY0_SHIFT 0x00
/* Bit definitions for ALARM_MONTHS_REG */#define PALMAS_ALARM_MONTHS_REG_ALARM_MONTH1 0x10#define PALMAS_ALARM_MONTHS_REG_ALARM_MONTH1_SHIFT 0x04#define PALMAS_ALARM_MONTHS_REG_ALARM_MONTH0_MASK 0x0F#define PALMAS_ALARM_MONTHS_REG_ALARM_MONTH0_SHIFT 0x00
/* Bit definitions for ALARM_YEARS_REG */#define PALMAS_ALARM_YEARS_REG_ALARM_YEAR1_MASK 0xf0#define PALMAS_ALARM_YEARS_REG_ALARM_YEAR1_SHIFT 0x04#define PALMAS_ALARM_YEARS_REG_ALARM_YEAR0_MASK 0x0F#define PALMAS_ALARM_YEARS_REG_ALARM_YEAR0_SHIFT 0x00
/* Bit definitions for RTC_CTRL_REG */#define PALMAS_RTC_CTRL_REG_RTC_V_OPT 0x80#define PALMAS_RTC_CTRL_REG_RTC_V_OPT_SHIFT 0x07#define PALMAS_RTC_CTRL_REG_GET_TIME 0x40#define PALMAS_RTC_CTRL_REG_GET_TIME_SHIFT 0x06#define PALMAS_RTC_CTRL_REG_SET_32_COUNTER 0x20#define PALMAS_RTC_CTRL_REG_SET_32_COUNTER_SHIFT 0x05#define PALMAS_RTC_CTRL_REG_TEST_MODE 0x10#define PALMAS_RTC_CTRL_REG_TEST_MODE_SHIFT 0x04#define PALMAS_RTC_CTRL_REG_MODE_12_24 0x08#define PALMAS_RTC_CTRL_REG_MODE_12_24_SHIFT 0x03#define PALMAS_RTC_CTRL_REG_AUTO_COMP 0x04#define PALMAS_RTC_CTRL_REG_AUTO_COMP_SHIFT 0x02#define PALMAS_RTC_CTRL_REG_ROUND_30S 0x02#define PALMAS_RTC_CTRL_REG_ROUND_30S_SHIFT 0x01#define PALMAS_RTC_CTRL_REG_STOP_RTC 0x01#define PALMAS_RTC_CTRL_REG_STOP_RTC_SHIFT 0x00
/* Bit definitions for RTC_STATUS_REG */#define PALMAS_RTC_STATUS_REG_POWER_UP 0x80#define PALMAS_RTC_STATUS_REG_POWER_UP_SHIFT 0x07#define PALMAS_RTC_STATUS_REG_ALARM 0x40#define PALMAS_RTC_STATUS_REG_ALARM_SHIFT 0x06#define PALMAS_RTC_STATUS_REG_EVENT_1D 0x20#define PALMAS_RTC_STATUS_REG_EVENT_1D_SHIFT 0x05#define PALMAS_RTC_STATUS_REG_EVENT_1H 0x10#define PALMAS_RTC_STATUS_REG_EVENT_1H_SHIFT 0x04#define PALMAS_RTC_STATUS_REG_EVENT_1M 0x08#define PALMAS_RTC_STATUS_REG_EVENT_1M_SHIFT 0x03#define PALMAS_RTC_STATUS_REG_EVENT_1S 0x04#define PALMAS_RTC_STATUS_REG_EVENT_1S_SHIFT 0x02#define PALMAS_RTC_STATUS_REG_RUN 0x02#define PALMAS_RTC_STATUS_REG_RUN_SHIFT 0x01
/* Bit definitions for RTC_INTERRUPTS_REG */#define PALMAS_RTC_INTERRUPTS_REG_IT_SLEEP_MASK_EN 0x10#define PALMAS_RTC_INTERRUPTS_REG_IT_SLEEP_MASK_EN_SHIFT 0x04#define PALMAS_RTC_INTERRUPTS_REG_IT_ALARM 0x08#define PALMAS_RTC_INTERRUPTS_REG_IT_ALARM_SHIFT 0x03#define PALMAS_RTC_INTERRUPTS_REG_IT_TIMER 0x04#define PALMAS_RTC_INTERRUPTS_REG_IT_TIMER_SHIFT 0x02#define PALMAS_RTC_INTERRUPTS_REG_EVERY_MASK 0x03#define PALMAS_RTC_INTERRUPTS_REG_EVERY_SHIFT 0x00
/* Bit definitions for RTC_COMP_LSB_REG */#define PALMAS_RTC_COMP_LSB_REG_RTC_COMP_LSB_MASK 0xFF#define PALMAS_RTC_COMP_LSB_REG_RTC_COMP_LSB_SHIFT 0x00
/* Bit definitions for RTC_COMP_MSB_REG */#define PALMAS_RTC_COMP_MSB_REG_RTC_COMP_MSB_MASK 0xFF#define PALMAS_RTC_COMP_MSB_REG_RTC_COMP_MSB_SHIFT 0x00
/* Bit definitions for RTC_RES_PROG_REG */#define PALMAS_RTC_RES_PROG_REG_SW_RES_PROG_MASK 0x3F#define PALMAS_RTC_RES_PROG_REG_SW_RES_PROG_SHIFT 0x00
/* Bit definitions for RTC_RESET_STATUS_REG */#define PALMAS_RTC_RESET_STATUS_REG_RESET_STATUS 0x01#define PALMAS_RTC_RESET_STATUS_REG_RESET_STATUS_SHIFT 0x00
/* Registers for function BACKUP */#define PALMAS_BACKUP0 0x00#define PALMAS_BACKUP1 0x01#define PALMAS_BACKUP2 0x02#define PALMAS_BACKUP3 0x03#define PALMAS_BACKUP4 0x04#define PALMAS_BACKUP5 0x05#define PALMAS_BACKUP6 0x06#define PALMAS_BACKUP7 0x07
/* Bit definitions for BACKUP0 */#define PALMAS_BACKUP0_BACKUP_MASK 0xFF#define PALMAS_BACKUP0_BACKUP_SHIFT 0x00
/* Bit definitions for BACKUP1 */#define PALMAS_BACKUP1_BACKUP_MASK 0xFF#define PALMAS_BACKUP1_BACKUP_SHIFT 0x00
/* Bit definitions for BACKUP2 */#define PALMAS_BACKUP2_BACKUP_MASK 0xFF#define PALMAS_BACKUP2_BACKUP_SHIFT 0x00
/* Bit definitions for BACKUP3 */#define PALMAS_BACKUP3_BACKUP_MASK 0xFF#define PALMAS_BACKUP3_BACKUP_SHIFT 0x00
/* Bit definitions for BACKUP4 */#define PALMAS_BACKUP4_BACKUP_MASK 0xFF#define PALMAS_BACKUP4_BACKUP_SHIFT 0x00
/* Bit definitions for BACKUP5 */#define PALMAS_BACKUP5_BACKUP_MASK 0xFF#define PALMAS_BACKUP5_BACKUP_SHIFT 0x00
/* Bit definitions for BACKUP6 */#define PALMAS_BACKUP6_BACKUP_MASK 0xFF#define PALMAS_BACKUP6_BACKUP_SHIFT 0x00
/* Bit definitions for BACKUP7 */#define PALMAS_BACKUP7_BACKUP_MASK 0xFF#define PALMAS_BACKUP7_BACKUP_SHIFT 0x00
/* Registers for function SMPS */#define PALMAS_SMPS12_CTRL 0x00#define PALMAS_SMPS12_TSTEP 0x01#define PALMAS_SMPS12_FORCE 0x02#define PALMAS_SMPS12_VOLTAGE 0x03#define PALMAS_SMPS3_CTRL 0x04#define PALMAS_SMPS3_VOLTAGE 0x07#define PALMAS_SMPS45_CTRL 0x08#define PALMAS_SMPS45_TSTEP 0x09#define PALMAS_SMPS45_FORCE 0x0A#define PALMAS_SMPS45_VOLTAGE 0x0B#define PALMAS_SMPS6_CTRL 0x0C#define PALMAS_SMPS6_TSTEP 0x0D#define PALMAS_SMPS6_FORCE 0x0E#define PALMAS_SMPS6_VOLTAGE 0x0F#define PALMAS_SMPS7_CTRL 0x10#define PALMAS_SMPS7_VOLTAGE 0x13#define PALMAS_SMPS8_CTRL 0x14#define PALMAS_SMPS8_TSTEP 0x15#define PALMAS_SMPS8_FORCE 0x16#define PALMAS_SMPS8_VOLTAGE 0x17#define PALMAS_SMPS9_CTRL 0x18#define PALMAS_SMPS9_VOLTAGE 0x1B#define PALMAS_SMPS10_CTRL 0x1C#define PALMAS_SMPS10_STATUS 0x1F#define PALMAS_SMPS_CTRL 0x24#define PALMAS_SMPS_PD_CTRL 0x25#define PALMAS_SMPS_DITHER_EN 0x26#define PALMAS_SMPS_THERMAL_EN 0x27#define PALMAS_SMPS_THERMAL_STATUS 0x28#define PALMAS_SMPS_SHORT_STATUS 0x29#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN 0x2A#define PALMAS_SMPS_POWERGOOD_MASK1 0x2B#define PALMAS_SMPS_POWERGOOD_MASK2 0x2C
/* Bit definitions for SMPS12_CTRL */#define PALMAS_SMPS12_CTRL_WR_S 0x80#define PALMAS_SMPS12_CTRL_WR_S_SHIFT 0x07#define PALMAS_SMPS12_CTRL_ROOF_FLOOR_EN 0x40#define PALMAS_SMPS12_CTRL_ROOF_FLOOR_EN_SHIFT 0x06#define PALMAS_SMPS12_CTRL_STATUS_MASK 0x30#define PALMAS_SMPS12_CTRL_STATUS_SHIFT 0x04#define PALMAS_SMPS12_CTRL_MODE_SLEEP_MASK 0x0c#define PALMAS_SMPS12_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_SMPS12_CTRL_MODE_ACTIVE_MASK 0x03#define PALMAS_SMPS12_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for SMPS12_TSTEP */#define PALMAS_SMPS12_TSTEP_TSTEP_MASK 0x03#define PALMAS_SMPS12_TSTEP_TSTEP_SHIFT 0x00
/* Bit definitions for SMPS12_FORCE */#define PALMAS_SMPS12_FORCE_CMD 0x80#define PALMAS_SMPS12_FORCE_CMD_SHIFT 0x07#define PALMAS_SMPS12_FORCE_VSEL_MASK 0x7F#define PALMAS_SMPS12_FORCE_VSEL_SHIFT 0x00
/* Bit definitions for SMPS12_VOLTAGE */#define PALMAS_SMPS12_VOLTAGE_RANGE 0x80#define PALMAS_SMPS12_VOLTAGE_RANGE_SHIFT 0x07#define PALMAS_SMPS12_VOLTAGE_VSEL_MASK 0x7F#define PALMAS_SMPS12_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for SMPS3_CTRL */#define PALMAS_SMPS3_CTRL_WR_S 0x80#define PALMAS_SMPS3_CTRL_WR_S_SHIFT 0x07#define PALMAS_SMPS3_CTRL_STATUS_MASK 0x30#define PALMAS_SMPS3_CTRL_STATUS_SHIFT 0x04#define PALMAS_SMPS3_CTRL_MODE_SLEEP_MASK 0x0c#define PALMAS_SMPS3_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_SMPS3_CTRL_MODE_ACTIVE_MASK 0x03#define PALMAS_SMPS3_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for SMPS3_VOLTAGE */#define PALMAS_SMPS3_VOLTAGE_RANGE 0x80#define PALMAS_SMPS3_VOLTAGE_RANGE_SHIFT 0x07#define PALMAS_SMPS3_VOLTAGE_VSEL_MASK 0x7F#define PALMAS_SMPS3_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for SMPS45_CTRL */#define PALMAS_SMPS45_CTRL_WR_S 0x80#define PALMAS_SMPS45_CTRL_WR_S_SHIFT 0x07#define PALMAS_SMPS45_CTRL_ROOF_FLOOR_EN 0x40#define PALMAS_SMPS45_CTRL_ROOF_FLOOR_EN_SHIFT 0x06#define PALMAS_SMPS45_CTRL_STATUS_MASK 0x30#define PALMAS_SMPS45_CTRL_STATUS_SHIFT 0x04#define PALMAS_SMPS45_CTRL_MODE_SLEEP_MASK 0x0c#define PALMAS_SMPS45_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_SMPS45_CTRL_MODE_ACTIVE_MASK 0x03#define PALMAS_SMPS45_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for SMPS45_TSTEP */#define PALMAS_SMPS45_TSTEP_TSTEP_MASK 0x03#define PALMAS_SMPS45_TSTEP_TSTEP_SHIFT 0x00
/* Bit definitions for SMPS45_FORCE */#define PALMAS_SMPS45_FORCE_CMD 0x80#define PALMAS_SMPS45_FORCE_CMD_SHIFT 0x07#define PALMAS_SMPS45_FORCE_VSEL_MASK 0x7F#define PALMAS_SMPS45_FORCE_VSEL_SHIFT 0x00
/* Bit definitions for SMPS45_VOLTAGE */#define PALMAS_SMPS45_VOLTAGE_RANGE 0x80#define PALMAS_SMPS45_VOLTAGE_RANGE_SHIFT 0x07#define PALMAS_SMPS45_VOLTAGE_VSEL_MASK 0x7F#define PALMAS_SMPS45_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for SMPS6_CTRL */#define PALMAS_SMPS6_CTRL_WR_S 0x80#define PALMAS_SMPS6_CTRL_WR_S_SHIFT 0x07#define PALMAS_SMPS6_CTRL_ROOF_FLOOR_EN 0x40#define PALMAS_SMPS6_CTRL_ROOF_FLOOR_EN_SHIFT 0x06#define PALMAS_SMPS6_CTRL_STATUS_MASK 0x30#define PALMAS_SMPS6_CTRL_STATUS_SHIFT 0x04#define PALMAS_SMPS6_CTRL_MODE_SLEEP_MASK 0x0c#define PALMAS_SMPS6_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_SMPS6_CTRL_MODE_ACTIVE_MASK 0x03#define PALMAS_SMPS6_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for SMPS6_TSTEP */#define PALMAS_SMPS6_TSTEP_TSTEP_MASK 0x03#define PALMAS_SMPS6_TSTEP_TSTEP_SHIFT 0x00
/* Bit definitions for SMPS6_FORCE */#define PALMAS_SMPS6_FORCE_CMD 0x80#define PALMAS_SMPS6_FORCE_CMD_SHIFT 0x07#define PALMAS_SMPS6_FORCE_VSEL_MASK 0x7F#define PALMAS_SMPS6_FORCE_VSEL_SHIFT 0x00
/* Bit definitions for SMPS6_VOLTAGE */#define PALMAS_SMPS6_VOLTAGE_RANGE 0x80#define PALMAS_SMPS6_VOLTAGE_RANGE_SHIFT 0x07#define PALMAS_SMPS6_VOLTAGE_VSEL_MASK 0x7F#define PALMAS_SMPS6_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for SMPS7_CTRL */#define PALMAS_SMPS7_CTRL_WR_S 0x80#define PALMAS_SMPS7_CTRL_WR_S_SHIFT 0x07#define PALMAS_SMPS7_CTRL_STATUS_MASK 0x30#define PALMAS_SMPS7_CTRL_STATUS_SHIFT 0x04#define PALMAS_SMPS7_CTRL_MODE_SLEEP_MASK 0x0c#define PALMAS_SMPS7_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_SMPS7_CTRL_MODE_ACTIVE_MASK 0x03#define PALMAS_SMPS7_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for SMPS7_VOLTAGE */#define PALMAS_SMPS7_VOLTAGE_RANGE 0x80#define PALMAS_SMPS7_VOLTAGE_RANGE_SHIFT 0x07#define PALMAS_SMPS7_VOLTAGE_VSEL_MASK 0x7F#define PALMAS_SMPS7_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for SMPS8_CTRL */#define PALMAS_SMPS8_CTRL_WR_S 0x80#define PALMAS_SMPS8_CTRL_WR_S_SHIFT 0x07#define PALMAS_SMPS8_CTRL_ROOF_FLOOR_EN 0x40#define PALMAS_SMPS8_CTRL_ROOF_FLOOR_EN_SHIFT 0x06#define PALMAS_SMPS8_CTRL_STATUS_MASK 0x30#define PALMAS_SMPS8_CTRL_STATUS_SHIFT 0x04#define PALMAS_SMPS8_CTRL_MODE_SLEEP_MASK 0x0c#define PALMAS_SMPS8_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_SMPS8_CTRL_MODE_ACTIVE_MASK 0x03#define PALMAS_SMPS8_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for SMPS8_TSTEP */#define PALMAS_SMPS8_TSTEP_TSTEP_MASK 0x03#define PALMAS_SMPS8_TSTEP_TSTEP_SHIFT 0x00
/* Bit definitions for SMPS8_FORCE */#define PALMAS_SMPS8_FORCE_CMD 0x80#define PALMAS_SMPS8_FORCE_CMD_SHIFT 0x07#define PALMAS_SMPS8_FORCE_VSEL_MASK 0x7F#define PALMAS_SMPS8_FORCE_VSEL_SHIFT 0x00
/* Bit definitions for SMPS8_VOLTAGE */#define PALMAS_SMPS8_VOLTAGE_RANGE 0x80#define PALMAS_SMPS8_VOLTAGE_RANGE_SHIFT 0x07#define PALMAS_SMPS8_VOLTAGE_VSEL_MASK 0x7F#define PALMAS_SMPS8_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for SMPS9_CTRL */#define PALMAS_SMPS9_CTRL_WR_S 0x80#define PALMAS_SMPS9_CTRL_WR_S_SHIFT 0x07#define PALMAS_SMPS9_CTRL_STATUS_MASK 0x30#define PALMAS_SMPS9_CTRL_STATUS_SHIFT 0x04#define PALMAS_SMPS9_CTRL_MODE_SLEEP_MASK 0x0c#define PALMAS_SMPS9_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_SMPS9_CTRL_MODE_ACTIVE_MASK 0x03#define PALMAS_SMPS9_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for SMPS9_VOLTAGE */#define PALMAS_SMPS9_VOLTAGE_RANGE 0x80#define PALMAS_SMPS9_VOLTAGE_RANGE_SHIFT 0x07#define PALMAS_SMPS9_VOLTAGE_VSEL_MASK 0x7F#define PALMAS_SMPS9_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for SMPS10_CTRL */#define PALMAS_SMPS10_CTRL_MODE_SLEEP_MASK 0xf0#define PALMAS_SMPS10_CTRL_MODE_SLEEP_SHIFT 0x04#define PALMAS_SMPS10_CTRL_MODE_ACTIVE_MASK 0x0F#define PALMAS_SMPS10_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for SMPS10_STATUS */#define PALMAS_SMPS10_STATUS_STATUS_MASK 0x0F#define PALMAS_SMPS10_STATUS_STATUS_SHIFT 0x00
/* Bit definitions for SMPS_CTRL */#define PALMAS_SMPS_CTRL_SMPS45_SMPS457_EN 0x20#define PALMAS_SMPS_CTRL_SMPS45_SMPS457_EN_SHIFT 0x05#define PALMAS_SMPS_CTRL_SMPS12_SMPS123_EN 0x10#define PALMAS_SMPS_CTRL_SMPS12_SMPS123_EN_SHIFT 0x04#define PALMAS_SMPS_CTRL_SMPS45_PHASE_CTRL_MASK 0x0c#define PALMAS_SMPS_CTRL_SMPS45_PHASE_CTRL_SHIFT 0x02#define PALMAS_SMPS_CTRL_SMPS123_PHASE_CTRL_MASK 0x03#define PALMAS_SMPS_CTRL_SMPS123_PHASE_CTRL_SHIFT 0x00
/* Bit definitions for SMPS_PD_CTRL */#define PALMAS_SMPS_PD_CTRL_SMPS9 0x40#define PALMAS_SMPS_PD_CTRL_SMPS9_SHIFT 0x06#define PALMAS_SMPS_PD_CTRL_SMPS8 0x20#define PALMAS_SMPS_PD_CTRL_SMPS8_SHIFT 0x05#define PALMAS_SMPS_PD_CTRL_SMPS7 0x10#define PALMAS_SMPS_PD_CTRL_SMPS7_SHIFT 0x04#define PALMAS_SMPS_PD_CTRL_SMPS6 0x08#define PALMAS_SMPS_PD_CTRL_SMPS6_SHIFT 0x03#define PALMAS_SMPS_PD_CTRL_SMPS45 0x04#define PALMAS_SMPS_PD_CTRL_SMPS45_SHIFT 0x02#define PALMAS_SMPS_PD_CTRL_SMPS3 0x02#define PALMAS_SMPS_PD_CTRL_SMPS3_SHIFT 0x01#define PALMAS_SMPS_PD_CTRL_SMPS12 0x01#define PALMAS_SMPS_PD_CTRL_SMPS12_SHIFT 0x00
/* Bit definitions for SMPS_THERMAL_EN */#define PALMAS_SMPS_THERMAL_EN_SMPS9 0x40#define PALMAS_SMPS_THERMAL_EN_SMPS9_SHIFT 0x06#define PALMAS_SMPS_THERMAL_EN_SMPS8 0x20#define PALMAS_SMPS_THERMAL_EN_SMPS8_SHIFT 0x05#define PALMAS_SMPS_THERMAL_EN_SMPS6 0x08#define PALMAS_SMPS_THERMAL_EN_SMPS6_SHIFT 0x03#define PALMAS_SMPS_THERMAL_EN_SMPS457 0x04#define PALMAS_SMPS_THERMAL_EN_SMPS457_SHIFT 0x02#define PALMAS_SMPS_THERMAL_EN_SMPS123 0x01#define PALMAS_SMPS_THERMAL_EN_SMPS123_SHIFT 0x00
/* Bit definitions for SMPS_THERMAL_STATUS */#define PALMAS_SMPS_THERMAL_STATUS_SMPS9 0x40#define PALMAS_SMPS_THERMAL_STATUS_SMPS9_SHIFT 0x06#define PALMAS_SMPS_THERMAL_STATUS_SMPS8 0x20#define PALMAS_SMPS_THERMAL_STATUS_SMPS8_SHIFT 0x05#define PALMAS_SMPS_THERMAL_STATUS_SMPS6 0x08#define PALMAS_SMPS_THERMAL_STATUS_SMPS6_SHIFT 0x03#define PALMAS_SMPS_THERMAL_STATUS_SMPS457 0x04#define PALMAS_SMPS_THERMAL_STATUS_SMPS457_SHIFT 0x02#define PALMAS_SMPS_THERMAL_STATUS_SMPS123 0x01#define PALMAS_SMPS_THERMAL_STATUS_SMPS123_SHIFT 0x00
/* Bit definitions for SMPS_SHORT_STATUS */#define PALMAS_SMPS_SHORT_STATUS_SMPS10 0x80#define PALMAS_SMPS_SHORT_STATUS_SMPS10_SHIFT 0x07#define PALMAS_SMPS_SHORT_STATUS_SMPS9 0x40#define PALMAS_SMPS_SHORT_STATUS_SMPS9_SHIFT 0x06#define PALMAS_SMPS_SHORT_STATUS_SMPS8 0x20#define PALMAS_SMPS_SHORT_STATUS_SMPS8_SHIFT 0x05#define PALMAS_SMPS_SHORT_STATUS_SMPS7 0x10#define PALMAS_SMPS_SHORT_STATUS_SMPS7_SHIFT 0x04#define PALMAS_SMPS_SHORT_STATUS_SMPS6 0x08#define PALMAS_SMPS_SHORT_STATUS_SMPS6_SHIFT 0x03#define PALMAS_SMPS_SHORT_STATUS_SMPS45 0x04#define PALMAS_SMPS_SHORT_STATUS_SMPS45_SHIFT 0x02#define PALMAS_SMPS_SHORT_STATUS_SMPS3 0x02#define PALMAS_SMPS_SHORT_STATUS_SMPS3_SHIFT 0x01#define PALMAS_SMPS_SHORT_STATUS_SMPS12 0x01#define PALMAS_SMPS_SHORT_STATUS_SMPS12_SHIFT 0x00
/* Bit definitions for SMPS_NEGATIVE_CURRENT_LIMIT_EN */#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS9 0x40#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS9_SHIFT 0x06#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS8 0x20#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS8_SHIFT 0x05#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS7 0x10#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS7_SHIFT 0x04#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS6 0x08#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS6_SHIFT 0x03#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS45 0x04#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS45_SHIFT 0x02#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS3 0x02#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS3_SHIFT 0x01#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS12 0x01#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS12_SHIFT 0x00
/* Bit definitions for SMPS_POWERGOOD_MASK1 */#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS10 0x80#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS10_SHIFT 0x07#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS9 0x40#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS9_SHIFT 0x06#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS8 0x20#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS8_SHIFT 0x05#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS7 0x10#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS7_SHIFT 0x04#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS6 0x08#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS6_SHIFT 0x03#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS45 0x04#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS45_SHIFT 0x02#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS3 0x02#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS3_SHIFT 0x01#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS12 0x01#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS12_SHIFT 0x00
/* Bit definitions for SMPS_POWERGOOD_MASK2 */#define PALMAS_SMPS_POWERGOOD_MASK2_POWERGOOD_TYPE_SELECT 0x80#define PALMAS_SMPS_POWERGOOD_MASK2_POWERGOOD_TYPE_SELECT_SHIFT 0x07#define PALMAS_SMPS_POWERGOOD_MASK2_GPIO_7 0x04#define PALMAS_SMPS_POWERGOOD_MASK2_GPIO_7_SHIFT 0x02#define PALMAS_SMPS_POWERGOOD_MASK2_VBUS 0x02#define PALMAS_SMPS_POWERGOOD_MASK2_VBUS_SHIFT 0x01#define PALMAS_SMPS_POWERGOOD_MASK2_ACOK 0x01#define PALMAS_SMPS_POWERGOOD_MASK2_ACOK_SHIFT 0x00
/* Registers for function LDO */#define PALMAS_LDO1_CTRL 0x00#define PALMAS_LDO1_VOLTAGE 0x01#define PALMAS_LDO2_CTRL 0x02#define PALMAS_LDO2_VOLTAGE 0x03#define PALMAS_LDO3_CTRL 0x04#define PALMAS_LDO3_VOLTAGE 0x05#define PALMAS_LDO4_CTRL 0x06#define PALMAS_LDO4_VOLTAGE 0x07#define PALMAS_LDO5_CTRL 0x08#define PALMAS_LDO5_VOLTAGE 0x09#define PALMAS_LDO6_CTRL 0x0A#define PALMAS_LDO6_VOLTAGE 0x0B#define PALMAS_LDO7_CTRL 0x0C#define PALMAS_LDO7_VOLTAGE 0x0D#define PALMAS_LDO8_CTRL 0x0E#define PALMAS_LDO8_VOLTAGE 0x0F#define PALMAS_LDO9_CTRL 0x10#define PALMAS_LDO9_VOLTAGE 0x11#define PALMAS_LDOLN_CTRL 0x12#define PALMAS_LDOLN_VOLTAGE 0x13#define PALMAS_LDOUSB_CTRL 0x14#define PALMAS_LDOUSB_VOLTAGE 0x15#define PALMAS_LDO_CTRL 0x1A#define PALMAS_LDO_PD_CTRL1 0x1B#define PALMAS_LDO_PD_CTRL2 0x1C#define PALMAS_LDO_SHORT_STATUS1 0x1D#define PALMAS_LDO_SHORT_STATUS2 0x1E
/* Bit definitions for LDO1_CTRL */#define PALMAS_LDO1_CTRL_WR_S 0x80#define PALMAS_LDO1_CTRL_WR_S_SHIFT 0x07#define PALMAS_LDO1_CTRL_STATUS 0x10#define PALMAS_LDO1_CTRL_STATUS_SHIFT 0x04#define PALMAS_LDO1_CTRL_MODE_SLEEP 0x04#define PALMAS_LDO1_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_LDO1_CTRL_MODE_ACTIVE 0x01#define PALMAS_LDO1_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for LDO1_VOLTAGE */#define PALMAS_LDO1_VOLTAGE_VSEL_MASK 0x3F#define PALMAS_LDO1_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for LDO2_CTRL */#define PALMAS_LDO2_CTRL_WR_S 0x80#define PALMAS_LDO2_CTRL_WR_S_SHIFT 0x07#define PALMAS_LDO2_CTRL_STATUS 0x10#define PALMAS_LDO2_CTRL_STATUS_SHIFT 0x04#define PALMAS_LDO2_CTRL_MODE_SLEEP 0x04#define PALMAS_LDO2_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_LDO2_CTRL_MODE_ACTIVE 0x01#define PALMAS_LDO2_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for LDO2_VOLTAGE */#define PALMAS_LDO2_VOLTAGE_VSEL_MASK 0x3F#define PALMAS_LDO2_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for LDO3_CTRL */#define PALMAS_LDO3_CTRL_WR_S 0x80#define PALMAS_LDO3_CTRL_WR_S_SHIFT 0x07#define PALMAS_LDO3_CTRL_STATUS 0x10#define PALMAS_LDO3_CTRL_STATUS_SHIFT 0x04#define PALMAS_LDO3_CTRL_MODE_SLEEP 0x04#define PALMAS_LDO3_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_LDO3_CTRL_MODE_ACTIVE 0x01#define PALMAS_LDO3_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for LDO3_VOLTAGE */#define PALMAS_LDO3_VOLTAGE_VSEL_MASK 0x3F#define PALMAS_LDO3_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for LDO4_CTRL */#define PALMAS_LDO4_CTRL_WR_S 0x80#define PALMAS_LDO4_CTRL_WR_S_SHIFT 0x07#define PALMAS_LDO4_CTRL_STATUS 0x10#define PALMAS_LDO4_CTRL_STATUS_SHIFT 0x04#define PALMAS_LDO4_CTRL_MODE_SLEEP 0x04#define PALMAS_LDO4_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_LDO4_CTRL_MODE_ACTIVE 0x01#define PALMAS_LDO4_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for LDO4_VOLTAGE */#define PALMAS_LDO4_VOLTAGE_VSEL_MASK 0x3F#define PALMAS_LDO4_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for LDO5_CTRL */#define PALMAS_LDO5_CTRL_WR_S 0x80#define PALMAS_LDO5_CTRL_WR_S_SHIFT 0x07#define PALMAS_LDO5_CTRL_STATUS 0x10#define PALMAS_LDO5_CTRL_STATUS_SHIFT 0x04#define PALMAS_LDO5_CTRL_MODE_SLEEP 0x04#define PALMAS_LDO5_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_LDO5_CTRL_MODE_ACTIVE 0x01#define PALMAS_LDO5_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for LDO5_VOLTAGE */#define PALMAS_LDO5_VOLTAGE_VSEL_MASK 0x3F#define PALMAS_LDO5_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for LDO6_CTRL */#define PALMAS_LDO6_CTRL_WR_S 0x80#define PALMAS_LDO6_CTRL_WR_S_SHIFT 0x07#define PALMAS_LDO6_CTRL_LDO_VIB_EN 0x40#define PALMAS_LDO6_CTRL_LDO_VIB_EN_SHIFT 0x06#define PALMAS_LDO6_CTRL_STATUS 0x10#define PALMAS_LDO6_CTRL_STATUS_SHIFT 0x04#define PALMAS_LDO6_CTRL_MODE_SLEEP 0x04#define PALMAS_LDO6_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_LDO6_CTRL_MODE_ACTIVE 0x01#define PALMAS_LDO6_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for LDO6_VOLTAGE */#define PALMAS_LDO6_VOLTAGE_VSEL_MASK 0x3F#define PALMAS_LDO6_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for LDO7_CTRL */#define PALMAS_LDO7_CTRL_WR_S 0x80#define PALMAS_LDO7_CTRL_WR_S_SHIFT 0x07#define PALMAS_LDO7_CTRL_STATUS 0x10#define PALMAS_LDO7_CTRL_STATUS_SHIFT 0x04#define PALMAS_LDO7_CTRL_MODE_SLEEP 0x04#define PALMAS_LDO7_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_LDO7_CTRL_MODE_ACTIVE 0x01#define PALMAS_LDO7_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for LDO7_VOLTAGE */#define PALMAS_LDO7_VOLTAGE_VSEL_MASK 0x3F#define PALMAS_LDO7_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for LDO8_CTRL */#define PALMAS_LDO8_CTRL_WR_S 0x80#define PALMAS_LDO8_CTRL_WR_S_SHIFT 0x07#define PALMAS_LDO8_CTRL_LDO_TRACKING_EN 0x40#define PALMAS_LDO8_CTRL_LDO_TRACKING_EN_SHIFT 0x06#define PALMAS_LDO8_CTRL_STATUS 0x10#define PALMAS_LDO8_CTRL_STATUS_SHIFT 0x04#define PALMAS_LDO8_CTRL_MODE_SLEEP 0x04#define PALMAS_LDO8_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_LDO8_CTRL_MODE_ACTIVE 0x01#define PALMAS_LDO8_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for LDO8_VOLTAGE */#define PALMAS_LDO8_VOLTAGE_VSEL_MASK 0x3F#define PALMAS_LDO8_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for LDO9_CTRL */#define PALMAS_LDO9_CTRL_WR_S 0x80#define PALMAS_LDO9_CTRL_WR_S_SHIFT 0x07#define PALMAS_LDO9_CTRL_LDO_BYPASS_EN 0x40#define PALMAS_LDO9_CTRL_LDO_BYPASS_EN_SHIFT 0x06#define PALMAS_LDO9_CTRL_STATUS 0x10#define PALMAS_LDO9_CTRL_STATUS_SHIFT 0x04#define PALMAS_LDO9_CTRL_MODE_SLEEP 0x04#define PALMAS_LDO9_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_LDO9_CTRL_MODE_ACTIVE 0x01#define PALMAS_LDO9_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for LDO9_VOLTAGE */#define PALMAS_LDO9_VOLTAGE_VSEL_MASK 0x3F#define PALMAS_LDO9_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for LDOLN_CTRL */#define PALMAS_LDOLN_CTRL_WR_S 0x80#define PALMAS_LDOLN_CTRL_WR_S_SHIFT 0x07#define PALMAS_LDOLN_CTRL_STATUS 0x10#define PALMAS_LDOLN_CTRL_STATUS_SHIFT 0x04#define PALMAS_LDOLN_CTRL_MODE_SLEEP 0x04#define PALMAS_LDOLN_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_LDOLN_CTRL_MODE_ACTIVE 0x01#define PALMAS_LDOLN_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for LDOLN_VOLTAGE */#define PALMAS_LDOLN_VOLTAGE_VSEL_MASK 0x3F#define PALMAS_LDOLN_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for LDOUSB_CTRL */#define PALMAS_LDOUSB_CTRL_WR_S 0x80#define PALMAS_LDOUSB_CTRL_WR_S_SHIFT 0x07#define PALMAS_LDOUSB_CTRL_STATUS 0x10#define PALMAS_LDOUSB_CTRL_STATUS_SHIFT 0x04#define PALMAS_LDOUSB_CTRL_MODE_SLEEP 0x04#define PALMAS_LDOUSB_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_LDOUSB_CTRL_MODE_ACTIVE 0x01#define PALMAS_LDOUSB_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for LDOUSB_VOLTAGE */#define PALMAS_LDOUSB_VOLTAGE_VSEL_MASK 0x3F#define PALMAS_LDOUSB_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for LDO_CTRL */#define PALMAS_LDO_CTRL_LDOUSB_ON_VBUS_VSYS 0x01#define PALMAS_LDO_CTRL_LDOUSB_ON_VBUS_VSYS_SHIFT 0x00
/* Bit definitions for LDO_PD_CTRL1 */#define PALMAS_LDO_PD_CTRL1_LDO8 0x80#define PALMAS_LDO_PD_CTRL1_LDO8_SHIFT 0x07#define PALMAS_LDO_PD_CTRL1_LDO7 0x40#define PALMAS_LDO_PD_CTRL1_LDO7_SHIFT 0x06#define PALMAS_LDO_PD_CTRL1_LDO6 0x20#define PALMAS_LDO_PD_CTRL1_LDO6_SHIFT 0x05#define PALMAS_LDO_PD_CTRL1_LDO5 0x10#define PALMAS_LDO_PD_CTRL1_LDO5_SHIFT 0x04#define PALMAS_LDO_PD_CTRL1_LDO4 0x08#define PALMAS_LDO_PD_CTRL1_LDO4_SHIFT 0x03#define PALMAS_LDO_PD_CTRL1_LDO3 0x04#define PALMAS_LDO_PD_CTRL1_LDO3_SHIFT 0x02#define PALMAS_LDO_PD_CTRL1_LDO2 0x02#define PALMAS_LDO_PD_CTRL1_LDO2_SHIFT 0x01#define PALMAS_LDO_PD_CTRL1_LDO1 0x01#define PALMAS_LDO_PD_CTRL1_LDO1_SHIFT 0x00
/* Bit definitions for LDO_PD_CTRL2 */#define PALMAS_LDO_PD_CTRL2_LDOUSB 0x04#define PALMAS_LDO_PD_CTRL2_LDOUSB_SHIFT 0x02#define PALMAS_LDO_PD_CTRL2_LDOLN 0x02#define PALMAS_LDO_PD_CTRL2_LDOLN_SHIFT 0x01#define PALMAS_LDO_PD_CTRL2_LDO9 0x01#define PALMAS_LDO_PD_CTRL2_LDO9_SHIFT 0x00
/* Bit definitions for LDO_SHORT_STATUS1 */#define PALMAS_LDO_SHORT_STATUS1_LDO8 0x80#define PALMAS_LDO_SHORT_STATUS1_LDO8_SHIFT 0x07#define PALMAS_LDO_SHORT_STATUS1_LDO7 0x40#define PALMAS_LDO_SHORT_STATUS1_LDO7_SHIFT 0x06#define PALMAS_LDO_SHORT_STATUS1_LDO6 0x20#define PALMAS_LDO_SHORT_STATUS1_LDO6_SHIFT 0x05#define PALMAS_LDO_SHORT_STATUS1_LDO5 0x10#define PALMAS_LDO_SHORT_STATUS1_LDO5_SHIFT 0x04#define PALMAS_LDO_SHORT_STATUS1_LDO4 0x08#define PALMAS_LDO_SHORT_STATUS1_LDO4_SHIFT 0x03#define PALMAS_LDO_SHORT_STATUS1_LDO3 0x04#define PALMAS_LDO_SHORT_STATUS1_LDO3_SHIFT 0x02#define PALMAS_LDO_SHORT_STATUS1_LDO2 0x02#define PALMAS_LDO_SHORT_STATUS1_LDO2_SHIFT 0x01#define PALMAS_LDO_SHORT_STATUS1_LDO1 0x01#define PALMAS_LDO_SHORT_STATUS1_LDO1_SHIFT 0x00
/* Bit definitions for LDO_SHORT_STATUS2 */#define PALMAS_LDO_SHORT_STATUS2_LDOVANA 0x08#define PALMAS_LDO_SHORT_STATUS2_LDOVANA_SHIFT 0x03#define PALMAS_LDO_SHORT_STATUS2_LDOUSB 0x04#define PALMAS_LDO_SHORT_STATUS2_LDOUSB_SHIFT 0x02#define PALMAS_LDO_SHORT_STATUS2_LDOLN 0x02#define PALMAS_LDO_SHORT_STATUS2_LDOLN_SHIFT 0x01#define PALMAS_LDO_SHORT_STATUS2_LDO9 0x01#define PALMAS_LDO_SHORT_STATUS2_LDO9_SHIFT 0x00
/* Registers for function PMU_CONTROL */#define PALMAS_DEV_CTRL 0x00#define PALMAS_POWER_CTRL 0x01#define PALMAS_VSYS_LO 0x02#define PALMAS_VSYS_MON 0x03#define PALMAS_VBAT_MON 0x04#define PALMAS_WATCHDOG 0x05#define PALMAS_BOOT_STATUS 0x06#define PALMAS_BATTERY_BOUNCE 0x07#define PALMAS_BACKUP_BATTERY_CTRL 0x08#define PALMAS_LONG_PRESS_KEY 0x09#define PALMAS_OSC_THERM_CTRL 0x0A#define PALMAS_BATDEBOUNCING 0x0B#define PALMAS_SWOFF_HWRST 0x0F#define PALMAS_SWOFF_COLDRST 0x10#define PALMAS_SWOFF_STATUS 0x11#define PALMAS_PMU_CONFIG 0x12#define PALMAS_SPARE 0x14#define PALMAS_PMU_SECONDARY_INT 0x15#define PALMAS_SW_REVISION 0x17#define PALMAS_EXT_CHRG_CTRL 0x18#define PALMAS_PMU_SECONDARY_INT2 0x19
/* Bit definitions for DEV_CTRL */#define PALMAS_DEV_CTRL_DEV_STATUS_MASK 0x0c#define PALMAS_DEV_CTRL_DEV_STATUS_SHIFT 0x02#define PALMAS_DEV_CTRL_SW_RST 0x02#define PALMAS_DEV_CTRL_SW_RST_SHIFT 0x01#define PALMAS_DEV_CTRL_DEV_ON 0x01#define PALMAS_DEV_CTRL_DEV_ON_SHIFT 0x00
/* Bit definitions for POWER_CTRL */#define PALMAS_POWER_CTRL_ENABLE2_MASK 0x04#define PALMAS_POWER_CTRL_ENABLE2_MASK_SHIFT 0x02#define PALMAS_POWER_CTRL_ENABLE1_MASK 0x02#define PALMAS_POWER_CTRL_ENABLE1_MASK_SHIFT 0x01#define PALMAS_POWER_CTRL_NSLEEP_MASK 0x01#define PALMAS_POWER_CTRL_NSLEEP_MASK_SHIFT 0x00
/* Bit definitions for VSYS_LO */#define PALMAS_VSYS_LO_THRESHOLD_MASK 0x1F#define PALMAS_VSYS_LO_THRESHOLD_SHIFT 0x00
/* Bit definitions for VSYS_MON */#define PALMAS_VSYS_MON_ENABLE 0x80#define PALMAS_VSYS_MON_ENABLE_SHIFT 0x07#define PALMAS_VSYS_MON_THRESHOLD_MASK 0x3F#define PALMAS_VSYS_MON_THRESHOLD_SHIFT 0x00
/* Bit definitions for VBAT_MON */#define PALMAS_VBAT_MON_ENABLE 0x80#define PALMAS_VBAT_MON_ENABLE_SHIFT 0x07#define PALMAS_VBAT_MON_THRESHOLD_MASK 0x3F#define PALMAS_VBAT_MON_THRESHOLD_SHIFT 0x00
/* Bit definitions for WATCHDOG */#define PALMAS_WATCHDOG_LOCK 0x20#define PALMAS_WATCHDOG_LOCK_SHIFT 0x05#define PALMAS_WATCHDOG_ENABLE 0x10#define PALMAS_WATCHDOG_ENABLE_SHIFT 0x04#define PALMAS_WATCHDOG_MODE 0x08#define PALMAS_WATCHDOG_MODE_SHIFT 0x03#define PALMAS_WATCHDOG_TIMER_MASK 0x07#define PALMAS_WATCHDOG_TIMER_SHIFT 0x00
/* Bit definitions for BOOT_STATUS */#define PALMAS_BOOT_STATUS_BOOT1 0x02#define PALMAS_BOOT_STATUS_BOOT1_SHIFT 0x01#define PALMAS_BOOT_STATUS_BOOT0 0x01#define PALMAS_BOOT_STATUS_BOOT0_SHIFT 0x00
/* Bit definitions for BATTERY_BOUNCE */#define PALMAS_BATTERY_BOUNCE_BB_DELAY_MASK 0x3F#define PALMAS_BATTERY_BOUNCE_BB_DELAY_SHIFT 0x00
/* Bit definitions for BACKUP_BATTERY_CTRL */#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_18_15 0x80#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_18_15_SHIFT 0x07#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_EN_SLP 0x40#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_EN_SLP_SHIFT 0x06#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_EN_OFF 0x20#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_EN_OFF_SHIFT 0x05#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_PWEN 0x10#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_PWEN_SHIFT 0x04#define PALMAS_BACKUP_BATTERY_CTRL_BBS_BBC_LOW_ICHRG 0x08#define PALMAS_BACKUP_BATTERY_CTRL_BBS_BBC_LOW_ICHRG_SHIFT 0x03#define PALMAS_BACKUP_BATTERY_CTRL_BB_SEL_MASK 0x06#define PALMAS_BACKUP_BATTERY_CTRL_BB_SEL_SHIFT 0x01#define PALMAS_BACKUP_BATTERY_CTRL_BB_CHG_EN 0x01#define PALMAS_BACKUP_BATTERY_CTRL_BB_CHG_EN_SHIFT 0x00
/* Bit definitions for LONG_PRESS_KEY */#define PALMAS_LONG_PRESS_KEY_LPK_LOCK 0x80#define PALMAS_LONG_PRESS_KEY_LPK_LOCK_SHIFT 0x07#define PALMAS_LONG_PRESS_KEY_LPK_INT_CLR 0x10#define PALMAS_LONG_PRESS_KEY_LPK_INT_CLR_SHIFT 0x04#define PALMAS_LONG_PRESS_KEY_LPK_TIME_MASK 0x0c#define PALMAS_LONG_PRESS_KEY_LPK_TIME_SHIFT 0x02#define PALMAS_LONG_PRESS_KEY_PWRON_DEBOUNCE_MASK 0x03#define PALMAS_LONG_PRESS_KEY_PWRON_DEBOUNCE_SHIFT 0x00
/* Bit definitions for OSC_THERM_CTRL */#define PALMAS_OSC_THERM_CTRL_VANA_ON_IN_SLEEP 0x80#define PALMAS_OSC_THERM_CTRL_VANA_ON_IN_SLEEP_SHIFT 0x07#define PALMAS_OSC_THERM_CTRL_INT_MASK_IN_SLEEP 0x40#define PALMAS_OSC_THERM_CTRL_INT_MASK_IN_SLEEP_SHIFT 0x06#define PALMAS_OSC_THERM_CTRL_RC15MHZ_ON_IN_SLEEP 0x20#define PALMAS_OSC_THERM_CTRL_RC15MHZ_ON_IN_SLEEP_SHIFT 0x05#define PALMAS_OSC_THERM_CTRL_THERM_OFF_IN_SLEEP 0x10#define PALMAS_OSC_THERM_CTRL_THERM_OFF_IN_SLEEP_SHIFT 0x04#define PALMAS_OSC_THERM_CTRL_THERM_HD_SEL_MASK 0x0c#define PALMAS_OSC_THERM_CTRL_THERM_HD_SEL_SHIFT 0x02#define PALMAS_OSC_THERM_CTRL_OSC_BYPASS 0x02#define PALMAS_OSC_THERM_CTRL_OSC_BYPASS_SHIFT 0x01#define PALMAS_OSC_THERM_CTRL_OSC_HPMODE 0x01#define PALMAS_OSC_THERM_CTRL_OSC_HPMODE_SHIFT 0x00
/* Bit definitions for BATDEBOUNCING */#define PALMAS_BATDEBOUNCING_BAT_DEB_BYPASS 0x80#define PALMAS_BATDEBOUNCING_BAT_DEB_BYPASS_SHIFT 0x07#define PALMAS_BATDEBOUNCING_BINS_DEB_MASK 0x78#define PALMAS_BATDEBOUNCING_BINS_DEB_SHIFT 0x03#define PALMAS_BATDEBOUNCING_BEXT_DEB_MASK 0x07#define PALMAS_BATDEBOUNCING_BEXT_DEB_SHIFT 0x00
/* Bit definitions for SWOFF_HWRST */#define PALMAS_SWOFF_HWRST_PWRON_LPK 0x80#define PALMAS_SWOFF_HWRST_PWRON_LPK_SHIFT 0x07#define PALMAS_SWOFF_HWRST_PWRDOWN 0x40#define PALMAS_SWOFF_HWRST_PWRDOWN_SHIFT 0x06#define PALMAS_SWOFF_HWRST_WTD 0x20#define PALMAS_SWOFF_HWRST_WTD_SHIFT 0x05#define PALMAS_SWOFF_HWRST_TSHUT 0x10#define PALMAS_SWOFF_HWRST_TSHUT_SHIFT 0x04#define PALMAS_SWOFF_HWRST_RESET_IN 0x08#define PALMAS_SWOFF_HWRST_RESET_IN_SHIFT 0x03#define PALMAS_SWOFF_HWRST_SW_RST 0x04#define PALMAS_SWOFF_HWRST_SW_RST_SHIFT 0x02#define PALMAS_SWOFF_HWRST_VSYS_LO 0x02#define PALMAS_SWOFF_HWRST_VSYS_LO_SHIFT 0x01#define PALMAS_SWOFF_HWRST_GPADC_SHUTDOWN 0x01#define PALMAS_SWOFF_HWRST_GPADC_SHUTDOWN_SHIFT 0x00
/* Bit definitions for SWOFF_COLDRST */#define PALMAS_SWOFF_COLDRST_PWRON_LPK 0x80#define PALMAS_SWOFF_COLDRST_PWRON_LPK_SHIFT 0x07#define PALMAS_SWOFF_COLDRST_PWRDOWN 0x40#define PALMAS_SWOFF_COLDRST_PWRDOWN_SHIFT 0x06#define PALMAS_SWOFF_COLDRST_WTD 0x20#define PALMAS_SWOFF_COLDRST_WTD_SHIFT 0x05#define PALMAS_SWOFF_COLDRST_TSHUT 0x10#define PALMAS_SWOFF_COLDRST_TSHUT_SHIFT 0x04#define PALMAS_SWOFF_COLDRST_RESET_IN 0x08#define PALMAS_SWOFF_COLDRST_RESET_IN_SHIFT 0x03#define PALMAS_SWOFF_COLDRST_SW_RST 0x04#define PALMAS_SWOFF_COLDRST_SW_RST_SHIFT 0x02#define PALMAS_SWOFF_COLDRST_VSYS_LO 0x02#define PALMAS_SWOFF_COLDRST_VSYS_LO_SHIFT 0x01#define PALMAS_SWOFF_COLDRST_GPADC_SHUTDOWN 0x01#define PALMAS_SWOFF_COLDRST_GPADC_SHUTDOWN_SHIFT 0x00
/* Bit definitions for SWOFF_STATUS */#define PALMAS_SWOFF_STATUS_PWRON_LPK 0x80#define PALMAS_SWOFF_STATUS_PWRON_LPK_SHIFT 0x07#define PALMAS_SWOFF_STATUS_PWRDOWN 0x40#define PALMAS_SWOFF_STATUS_PWRDOWN_SHIFT 0x06#define PALMAS_SWOFF_STATUS_WTD 0x20#define PALMAS_SWOFF_STATUS_WTD_SHIFT 0x05#define PALMAS_SWOFF_STATUS_TSHUT 0x10#define PALMAS_SWOFF_STATUS_TSHUT_SHIFT 0x04#define PALMAS_SWOFF_STATUS_RESET_IN 0x08#define PALMAS_SWOFF_STATUS_RESET_IN_SHIFT 0x03#define PALMAS_SWOFF_STATUS_SW_RST 0x04#define PALMAS_SWOFF_STATUS_SW_RST_SHIFT 0x02#define PALMAS_SWOFF_STATUS_VSYS_LO 0x02#define PALMAS_SWOFF_STATUS_VSYS_LO_SHIFT 0x01#define PALMAS_SWOFF_STATUS_GPADC_SHUTDOWN 0x01#define PALMAS_SWOFF_STATUS_GPADC_SHUTDOWN_SHIFT 0x00
/* Bit definitions for PMU_CONFIG */#define PALMAS_PMU_CONFIG_MULTI_CELL_EN 0x40#define PALMAS_PMU_CONFIG_MULTI_CELL_EN_SHIFT 0x06#define PALMAS_PMU_CONFIG_SPARE_MASK 0x30#define PALMAS_PMU_CONFIG_SPARE_SHIFT 0x04#define PALMAS_PMU_CONFIG_SWOFF_DLY_MASK 0x0c#define PALMAS_PMU_CONFIG_SWOFF_DLY_SHIFT 0x02#define PALMAS_PMU_CONFIG_GATE_RESET_OUT 0x02#define PALMAS_PMU_CONFIG_GATE_RESET_OUT_SHIFT 0x01#define PALMAS_PMU_CONFIG_AUTODEVON 0x01#define PALMAS_PMU_CONFIG_AUTODEVON_SHIFT 0x00
/* Bit definitions for SPARE */#define PALMAS_SPARE_SPARE_MASK 0xf8#define PALMAS_SPARE_SPARE_SHIFT 0x03#define PALMAS_SPARE_REGEN3_OD 0x04#define PALMAS_SPARE_REGEN3_OD_SHIFT 0x02#define PALMAS_SPARE_REGEN2_OD 0x02#define PALMAS_SPARE_REGEN2_OD_SHIFT 0x01#define PALMAS_SPARE_REGEN1_OD 0x01#define PALMAS_SPARE_REGEN1_OD_SHIFT 0x00
/* Bit definitions for PMU_SECONDARY_INT */#define PALMAS_PMU_SECONDARY_INT_VBUS_OVV_INT_SRC 0x80#define PALMAS_PMU_SECONDARY_INT_VBUS_OVV_INT_SRC_SHIFT 0x07#define PALMAS_PMU_SECONDARY_INT_CHARG_DET_N_INT_SRC 0x40#define PALMAS_PMU_SECONDARY_INT_CHARG_DET_N_INT_SRC_SHIFT 0x06#define PALMAS_PMU_SECONDARY_INT_BB_INT_SRC 0x20#define PALMAS_PMU_SECONDARY_INT_BB_INT_SRC_SHIFT 0x05#define PALMAS_PMU_SECONDARY_INT_FBI_INT_SRC 0x10#define PALMAS_PMU_SECONDARY_INT_FBI_INT_SRC_SHIFT 0x04#define PALMAS_PMU_SECONDARY_INT_VBUS_OVV_MASK 0x08#define PALMAS_PMU_SECONDARY_INT_VBUS_OVV_MASK_SHIFT 0x03#define PALMAS_PMU_SECONDARY_INT_CHARG_DET_N_MASK 0x04#define PALMAS_PMU_SECONDARY_INT_CHARG_DET_N_MASK_SHIFT 0x02#define PALMAS_PMU_SECONDARY_INT_BB_MASK 0x02#define PALMAS_PMU_SECONDARY_INT_BB_MASK_SHIFT 0x01#define PALMAS_PMU_SECONDARY_INT_FBI_MASK 0x01#define PALMAS_PMU_SECONDARY_INT_FBI_MASK_SHIFT 0x00
/* Bit definitions for SW_REVISION */#define PALMAS_SW_REVISION_SW_REVISION_MASK 0xFF#define PALMAS_SW_REVISION_SW_REVISION_SHIFT 0x00
/* Bit definitions for EXT_CHRG_CTRL */#define PALMAS_EXT_CHRG_CTRL_VBUS_OVV_STATUS 0x80#define PALMAS_EXT_CHRG_CTRL_VBUS_OVV_STATUS_SHIFT 0x07#define PALMAS_EXT_CHRG_CTRL_CHARG_DET_N_STATUS 0x40#define PALMAS_EXT_CHRG_CTRL_CHARG_DET_N_STATUS_SHIFT 0x06#define PALMAS_EXT_CHRG_CTRL_VSYS_DEBOUNCE_DELAY 0x08#define PALMAS_EXT_CHRG_CTRL_VSYS_DEBOUNCE_DELAY_SHIFT 0x03#define PALMAS_EXT_CHRG_CTRL_CHRG_DET_N 0x04#define PALMAS_EXT_CHRG_CTRL_CHRG_DET_N_SHIFT 0x02#define PALMAS_EXT_CHRG_CTRL_AUTO_ACA_EN 0x02#define PALMAS_EXT_CHRG_CTRL_AUTO_ACA_EN_SHIFT 0x01#define PALMAS_EXT_CHRG_CTRL_AUTO_LDOUSB_EN 0x01#define PALMAS_EXT_CHRG_CTRL_AUTO_LDOUSB_EN_SHIFT 0x00
/* Bit definitions for PMU_SECONDARY_INT2 */#define PALMAS_PMU_SECONDARY_INT2_DVFS2_INT_SRC 0x20#define PALMAS_PMU_SECONDARY_INT2_DVFS2_INT_SRC_SHIFT 0x05#define PALMAS_PMU_SECONDARY_INT2_DVFS1_INT_SRC 0x10#define PALMAS_PMU_SECONDARY_INT2_DVFS1_INT_SRC_SHIFT 0x04#define PALMAS_PMU_SECONDARY_INT2_DVFS2_MASK 0x02#define PALMAS_PMU_SECONDARY_INT2_DVFS2_MASK_SHIFT 0x01#define PALMAS_PMU_SECONDARY_INT2_DVFS1_MASK 0x01#define PALMAS_PMU_SECONDARY_INT2_DVFS1_MASK_SHIFT 0x00
/* Registers for function RESOURCE */#define PALMAS_CLK32KG_CTRL 0x00#define PALMAS_CLK32KGAUDIO_CTRL 0x01#define PALMAS_REGEN1_CTRL 0x02#define PALMAS_REGEN2_CTRL 0x03#define PALMAS_SYSEN1_CTRL 0x04#define PALMAS_SYSEN2_CTRL 0x05#define PALMAS_NSLEEP_RES_ASSIGN 0x06#define PALMAS_NSLEEP_SMPS_ASSIGN 0x07#define PALMAS_NSLEEP_LDO_ASSIGN1 0x08#define PALMAS_NSLEEP_LDO_ASSIGN2 0x09#define PALMAS_ENABLE1_RES_ASSIGN 0x0A#define PALMAS_ENABLE1_SMPS_ASSIGN 0x0B#define PALMAS_ENABLE1_LDO_ASSIGN1 0x0C#define PALMAS_ENABLE1_LDO_ASSIGN2 0x0D#define PALMAS_ENABLE2_RES_ASSIGN 0x0E#define PALMAS_ENABLE2_SMPS_ASSIGN 0x0F#define PALMAS_ENABLE2_LDO_ASSIGN1 0x10#define PALMAS_ENABLE2_LDO_ASSIGN2 0x11#define PALMAS_REGEN3_CTRL 0x12
/* Bit definitions for CLK32KG_CTRL */#define PALMAS_CLK32KG_CTRL_STATUS 0x10#define PALMAS_CLK32KG_CTRL_STATUS_SHIFT 0x04#define PALMAS_CLK32KG_CTRL_MODE_SLEEP 0x04#define PALMAS_CLK32KG_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_CLK32KG_CTRL_MODE_ACTIVE 0x01#define PALMAS_CLK32KG_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for CLK32KGAUDIO_CTRL */#define PALMAS_CLK32KGAUDIO_CTRL_STATUS 0x10#define PALMAS_CLK32KGAUDIO_CTRL_STATUS_SHIFT 0x04#define PALMAS_CLK32KGAUDIO_CTRL_RESERVED3 0x08#define PALMAS_CLK32KGAUDIO_CTRL_RESERVED3_SHIFT 0x03#define PALMAS_CLK32KGAUDIO_CTRL_MODE_SLEEP 0x04#define PALMAS_CLK32KGAUDIO_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_CLK32KGAUDIO_CTRL_MODE_ACTIVE 0x01#define PALMAS_CLK32KGAUDIO_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for REGEN1_CTRL */#define PALMAS_REGEN1_CTRL_STATUS 0x10#define PALMAS_REGEN1_CTRL_STATUS_SHIFT 0x04#define PALMAS_REGEN1_CTRL_MODE_SLEEP 0x04#define PALMAS_REGEN1_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_REGEN1_CTRL_MODE_ACTIVE 0x01#define PALMAS_REGEN1_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for REGEN2_CTRL */#define PALMAS_REGEN2_CTRL_STATUS 0x10#define PALMAS_REGEN2_CTRL_STATUS_SHIFT 0x04#define PALMAS_REGEN2_CTRL_MODE_SLEEP 0x04#define PALMAS_REGEN2_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_REGEN2_CTRL_MODE_ACTIVE 0x01#define PALMAS_REGEN2_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for SYSEN1_CTRL */#define PALMAS_SYSEN1_CTRL_STATUS 0x10#define PALMAS_SYSEN1_CTRL_STATUS_SHIFT 0x04#define PALMAS_SYSEN1_CTRL_MODE_SLEEP 0x04#define PALMAS_SYSEN1_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_SYSEN1_CTRL_MODE_ACTIVE 0x01#define PALMAS_SYSEN1_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for SYSEN2_CTRL */#define PALMAS_SYSEN2_CTRL_STATUS 0x10#define PALMAS_SYSEN2_CTRL_STATUS_SHIFT 0x04#define PALMAS_SYSEN2_CTRL_MODE_SLEEP 0x04#define PALMAS_SYSEN2_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_SYSEN2_CTRL_MODE_ACTIVE 0x01#define PALMAS_SYSEN2_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for NSLEEP_RES_ASSIGN */#define PALMAS_NSLEEP_RES_ASSIGN_REGEN3 0x40#define PALMAS_NSLEEP_RES_ASSIGN_REGEN3_SHIFT 0x06#define PALMAS_NSLEEP_RES_ASSIGN_CLK32KGAUDIO 0x20#define PALMAS_NSLEEP_RES_ASSIGN_CLK32KGAUDIO_SHIFT 0x05#define PALMAS_NSLEEP_RES_ASSIGN_CLK32KG 0x10#define PALMAS_NSLEEP_RES_ASSIGN_CLK32KG_SHIFT 0x04#define PALMAS_NSLEEP_RES_ASSIGN_SYSEN2 0x08#define PALMAS_NSLEEP_RES_ASSIGN_SYSEN2_SHIFT 0x03#define PALMAS_NSLEEP_RES_ASSIGN_SYSEN1 0x04#define PALMAS_NSLEEP_RES_ASSIGN_SYSEN1_SHIFT 0x02#define PALMAS_NSLEEP_RES_ASSIGN_REGEN2 0x02#define PALMAS_NSLEEP_RES_ASSIGN_REGEN2_SHIFT 0x01#define PALMAS_NSLEEP_RES_ASSIGN_REGEN1 0x01#define PALMAS_NSLEEP_RES_ASSIGN_REGEN1_SHIFT 0x00
/* Bit definitions for NSLEEP_SMPS_ASSIGN */#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS10 0x80#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS10_SHIFT 0x07#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS9 0x40#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS9_SHIFT 0x06#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS8 0x20#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS8_SHIFT 0x05#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS7 0x10#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS7_SHIFT 0x04#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS6 0x08#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS6_SHIFT 0x03#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS45 0x04#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS45_SHIFT 0x02#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS3 0x02#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS3_SHIFT 0x01#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS12 0x01#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS12_SHIFT 0x00
/* Bit definitions for NSLEEP_LDO_ASSIGN1 */#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO8 0x80#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO8_SHIFT 0x07#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO7 0x40#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO7_SHIFT 0x06#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO6 0x20#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO6_SHIFT 0x05#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO5 0x10#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO5_SHIFT 0x04#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO4 0x08#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO4_SHIFT 0x03#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO3 0x04#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO3_SHIFT 0x02#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO2 0x02#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO2_SHIFT 0x01#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO1 0x01#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO1_SHIFT 0x00
/* Bit definitions for NSLEEP_LDO_ASSIGN2 */#define PALMAS_NSLEEP_LDO_ASSIGN2_LDOUSB 0x04#define PALMAS_NSLEEP_LDO_ASSIGN2_LDOUSB_SHIFT 0x02#define PALMAS_NSLEEP_LDO_ASSIGN2_LDOLN 0x02#define PALMAS_NSLEEP_LDO_ASSIGN2_LDOLN_SHIFT 0x01#define PALMAS_NSLEEP_LDO_ASSIGN2_LDO9 0x01#define PALMAS_NSLEEP_LDO_ASSIGN2_LDO9_SHIFT 0x00
/* Bit definitions for ENABLE1_RES_ASSIGN */#define PALMAS_ENABLE1_RES_ASSIGN_REGEN3 0x40#define PALMAS_ENABLE1_RES_ASSIGN_REGEN3_SHIFT 0x06#define PALMAS_ENABLE1_RES_ASSIGN_CLK32KGAUDIO 0x20#define PALMAS_ENABLE1_RES_ASSIGN_CLK32KGAUDIO_SHIFT 0x05#define PALMAS_ENABLE1_RES_ASSIGN_CLK32KG 0x10#define PALMAS_ENABLE1_RES_ASSIGN_CLK32KG_SHIFT 0x04#define PALMAS_ENABLE1_RES_ASSIGN_SYSEN2 0x08#define PALMAS_ENABLE1_RES_ASSIGN_SYSEN2_SHIFT 0x03#define PALMAS_ENABLE1_RES_ASSIGN_SYSEN1 0x04#define PALMAS_ENABLE1_RES_ASSIGN_SYSEN1_SHIFT 0x02#define PALMAS_ENABLE1_RES_ASSIGN_REGEN2 0x02#define PALMAS_ENABLE1_RES_ASSIGN_REGEN2_SHIFT 0x01#define PALMAS_ENABLE1_RES_ASSIGN_REGEN1 0x01#define PALMAS_ENABLE1_RES_ASSIGN_REGEN1_SHIFT 0x00
/* Bit definitions for ENABLE1_SMPS_ASSIGN */#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS10 0x80#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS10_SHIFT 0x07#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS9 0x40#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS9_SHIFT 0x06#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS8 0x20#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS8_SHIFT 0x05#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS7 0x10#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS7_SHIFT 0x04#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS6 0x08#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS6_SHIFT 0x03#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS45 0x04#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS45_SHIFT 0x02#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS3 0x02#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS3_SHIFT 0x01#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS12 0x01#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS12_SHIFT 0x00
/* Bit definitions for ENABLE1_LDO_ASSIGN1 */#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO8 0x80#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO8_SHIFT 0x07#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO7 0x40#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO7_SHIFT 0x06#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO6 0x20#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO6_SHIFT 0x05#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO5 0x10#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO5_SHIFT 0x04#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO4 0x08#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO4_SHIFT 0x03#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO3 0x04#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO3_SHIFT 0x02#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO2 0x02#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO2_SHIFT 0x01#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO1 0x01#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO1_SHIFT 0x00
/* Bit definitions for ENABLE1_LDO_ASSIGN2 */#define PALMAS_ENABLE1_LDO_ASSIGN2_LDOUSB 0x04#define PALMAS_ENABLE1_LDO_ASSIGN2_LDOUSB_SHIFT 0x02#define PALMAS_ENABLE1_LDO_ASSIGN2_LDOLN 0x02#define PALMAS_ENABLE1_LDO_ASSIGN2_LDOLN_SHIFT 0x01#define PALMAS_ENABLE1_LDO_ASSIGN2_LDO9 0x01#define PALMAS_ENABLE1_LDO_ASSIGN2_LDO9_SHIFT 0x00
/* Bit definitions for ENABLE2_RES_ASSIGN */#define PALMAS_ENABLE2_RES_ASSIGN_REGEN3 0x40#define PALMAS_ENABLE2_RES_ASSIGN_REGEN3_SHIFT 0x06#define PALMAS_ENABLE2_RES_ASSIGN_CLK32KGAUDIO 0x20#define PALMAS_ENABLE2_RES_ASSIGN_CLK32KGAUDIO_SHIFT 0x05#define PALMAS_ENABLE2_RES_ASSIGN_CLK32KG 0x10#define PALMAS_ENABLE2_RES_ASSIGN_CLK32KG_SHIFT 0x04#define PALMAS_ENABLE2_RES_ASSIGN_SYSEN2 0x08#define PALMAS_ENABLE2_RES_ASSIGN_SYSEN2_SHIFT 0x03#define PALMAS_ENABLE2_RES_ASSIGN_SYSEN1 0x04#define PALMAS_ENABLE2_RES_ASSIGN_SYSEN1_SHIFT 0x02#define PALMAS_ENABLE2_RES_ASSIGN_REGEN2 0x02#define PALMAS_ENABLE2_RES_ASSIGN_REGEN2_SHIFT 0x01#define PALMAS_ENABLE2_RES_ASSIGN_REGEN1 0x01#define PALMAS_ENABLE2_RES_ASSIGN_REGEN1_SHIFT 0x00
/* Bit definitions for ENABLE2_SMPS_ASSIGN */#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS10 0x80#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS10_SHIFT 0x07#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS9 0x40#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS9_SHIFT 0x06#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS8 0x20#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS8_SHIFT 0x05#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS7 0x10#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS7_SHIFT 0x04#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS6 0x08#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS6_SHIFT 0x03#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS45 0x04#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS45_SHIFT 0x02#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS3 0x02#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS3_SHIFT 0x01#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS12 0x01#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS12_SHIFT 0x00
/* Bit definitions for ENABLE2_LDO_ASSIGN1 */#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO8 0x80#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO8_SHIFT 0x07#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO7 0x40#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO7_SHIFT 0x06#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO6 0x20#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO6_SHIFT 0x05#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO5 0x10#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO5_SHIFT 0x04#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO4 0x08#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO4_SHIFT 0x03#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO3 0x04#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO3_SHIFT 0x02#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO2 0x02#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO2_SHIFT 0x01#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO1 0x01#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO1_SHIFT 0x00
/* Bit definitions for ENABLE2_LDO_ASSIGN2 */#define PALMAS_ENABLE2_LDO_ASSIGN2_LDOUSB 0x04#define PALMAS_ENABLE2_LDO_ASSIGN2_LDOUSB_SHIFT 0x02#define PALMAS_ENABLE2_LDO_ASSIGN2_LDOLN 0x02#define PALMAS_ENABLE2_LDO_ASSIGN2_LDOLN_SHIFT 0x01#define PALMAS_ENABLE2_LDO_ASSIGN2_LDO9 0x01#define PALMAS_ENABLE2_LDO_ASSIGN2_LDO9_SHIFT 0x00
/* Bit definitions for REGEN3_CTRL */#define PALMAS_REGEN3_CTRL_STATUS 0x10#define PALMAS_REGEN3_CTRL_STATUS_SHIFT 0x04#define PALMAS_REGEN3_CTRL_MODE_SLEEP 0x04#define PALMAS_REGEN3_CTRL_MODE_SLEEP_SHIFT 0x02#define PALMAS_REGEN3_CTRL_MODE_ACTIVE 0x01#define PALMAS_REGEN3_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Registers for function PAD_CONTROL */#define PALMAS_OD_OUTPUT_CTRL2 0x02#define PALMAS_POLARITY_CTRL2 0x03#define PALMAS_PU_PD_INPUT_CTRL1 0x04#define PALMAS_PU_PD_INPUT_CTRL2 0x05#define PALMAS_PU_PD_INPUT_CTRL3 0x06#define PALMAS_PU_PD_INPUT_CTRL5 0x07#define PALMAS_OD_OUTPUT_CTRL 0x08#define PALMAS_POLARITY_CTRL 0x09#define PALMAS_PRIMARY_SECONDARY_PAD1 0x0A#define PALMAS_PRIMARY_SECONDARY_PAD2 0x0B#define PALMAS_I2C_SPI 0x0C#define PALMAS_PU_PD_INPUT_CTRL4 0x0D#define PALMAS_PRIMARY_SECONDARY_PAD3 0x0E#define PALMAS_PRIMARY_SECONDARY_PAD4 0x0F
/* Bit definitions for PU_PD_INPUT_CTRL1 */#define PALMAS_PU_PD_INPUT_CTRL1_RESET_IN_PD 0x40#define PALMAS_PU_PD_INPUT_CTRL1_RESET_IN_PD_SHIFT 0x06#define PALMAS_PU_PD_INPUT_CTRL1_GPADC_START_PU 0x20#define PALMAS_PU_PD_INPUT_CTRL1_GPADC_START_PU_SHIFT 0x05#define PALMAS_PU_PD_INPUT_CTRL1_GPADC_START_PD 0x10#define PALMAS_PU_PD_INPUT_CTRL1_GPADC_START_PD_SHIFT 0x04#define PALMAS_PU_PD_INPUT_CTRL1_PWRDOWN_PD 0x04#define PALMAS_PU_PD_INPUT_CTRL1_PWRDOWN_PD_SHIFT 0x02#define PALMAS_PU_PD_INPUT_CTRL1_NRESWARM_PU 0x02#define PALMAS_PU_PD_INPUT_CTRL1_NRESWARM_PU_SHIFT 0x01
/* Bit definitions for PU_PD_INPUT_CTRL2 */#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE2_PU 0x20#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE2_PU_SHIFT 0x05#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE2_PD 0x10#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE2_PD_SHIFT 0x04#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE1_PU 0x08#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE1_PU_SHIFT 0x03#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE1_PD 0x04#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE1_PD_SHIFT 0x02#define PALMAS_PU_PD_INPUT_CTRL2_NSLEEP_PU 0x02#define PALMAS_PU_PD_INPUT_CTRL2_NSLEEP_PU_SHIFT 0x01#define PALMAS_PU_PD_INPUT_CTRL2_NSLEEP_PD 0x01#define PALMAS_PU_PD_INPUT_CTRL2_NSLEEP_PD_SHIFT 0x00
/* Bit definitions for PU_PD_INPUT_CTRL3 */#define PALMAS_PU_PD_INPUT_CTRL3_ACOK_PD 0x40#define PALMAS_PU_PD_INPUT_CTRL3_ACOK_PD_SHIFT 0x06#define PALMAS_PU_PD_INPUT_CTRL3_CHRG_DET_N_PD 0x10#define PALMAS_PU_PD_INPUT_CTRL3_CHRG_DET_N_PD_SHIFT 0x04#define PALMAS_PU_PD_INPUT_CTRL3_POWERHOLD_PD 0x04#define PALMAS_PU_PD_INPUT_CTRL3_POWERHOLD_PD_SHIFT 0x02#define PALMAS_PU_PD_INPUT_CTRL3_MSECURE_PD 0x01#define PALMAS_PU_PD_INPUT_CTRL3_MSECURE_PD_SHIFT 0x00
/* Bit definitions for OD_OUTPUT_CTRL */#define PALMAS_OD_OUTPUT_CTRL_PWM_2_OD 0x80#define PALMAS_OD_OUTPUT_CTRL_PWM_2_OD_SHIFT 0x07#define PALMAS_OD_OUTPUT_CTRL_VBUSDET_OD 0x40#define PALMAS_OD_OUTPUT_CTRL_VBUSDET_OD_SHIFT 0x06#define PALMAS_OD_OUTPUT_CTRL_PWM_1_OD 0x20#define PALMAS_OD_OUTPUT_CTRL_PWM_1_OD_SHIFT 0x05#define PALMAS_OD_OUTPUT_CTRL_INT_OD 0x08#define PALMAS_OD_OUTPUT_CTRL_INT_OD_SHIFT 0x03
/* Bit definitions for POLARITY_CTRL */#define PALMAS_POLARITY_CTRL_INT_POLARITY 0x80#define PALMAS_POLARITY_CTRL_INT_POLARITY_SHIFT 0x07#define PALMAS_POLARITY_CTRL_ENABLE2_POLARITY 0x40#define PALMAS_POLARITY_CTRL_ENABLE2_POLARITY_SHIFT 0x06#define PALMAS_POLARITY_CTRL_ENABLE1_POLARITY 0x20#define PALMAS_POLARITY_CTRL_ENABLE1_POLARITY_SHIFT 0x05#define PALMAS_POLARITY_CTRL_NSLEEP_POLARITY 0x10#define PALMAS_POLARITY_CTRL_NSLEEP_POLARITY_SHIFT 0x04#define PALMAS_POLARITY_CTRL_RESET_IN_POLARITY 0x08#define PALMAS_POLARITY_CTRL_RESET_IN_POLARITY_SHIFT 0x03#define PALMAS_POLARITY_CTRL_GPIO_3_CHRG_DET_N_POLARITY 0x04#define PALMAS_POLARITY_CTRL_GPIO_3_CHRG_DET_N_POLARITY_SHIFT 0x02#define PALMAS_POLARITY_CTRL_POWERGOOD_USB_PSEL_POLARITY 0x02#define PALMAS_POLARITY_CTRL_POWERGOOD_USB_PSEL_POLARITY_SHIFT 0x01#define PALMAS_POLARITY_CTRL_PWRDOWN_POLARITY 0x01#define PALMAS_POLARITY_CTRL_PWRDOWN_POLARITY_SHIFT 0x00
/* Bit definitions for PRIMARY_SECONDARY_PAD1 */#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_3 0x80#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_3_SHIFT 0x07#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_2_MASK 0x60#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_2_SHIFT 0x05#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_1_MASK 0x18#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_1_SHIFT 0x03#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_0 0x04#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_0_SHIFT 0x02#define PALMAS_PRIMARY_SECONDARY_PAD1_VAC 0x02#define PALMAS_PRIMARY_SECONDARY_PAD1_VAC_SHIFT 0x01#define PALMAS_PRIMARY_SECONDARY_PAD1_POWERGOOD 0x01#define PALMAS_PRIMARY_SECONDARY_PAD1_POWERGOOD_SHIFT 0x00
/* Bit definitions for PRIMARY_SECONDARY_PAD2 */#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_7_MASK 0x30#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_7_SHIFT 0x04#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_6 0x08#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_6_SHIFT 0x03#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_5_MASK 0x06#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_5_SHIFT 0x01#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_4 0x01#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_4_SHIFT 0x00
/* Bit definitions for I2C_SPI */#define PALMAS_I2C_SPI_I2C2OTP_EN 0x80#define PALMAS_I2C_SPI_I2C2OTP_EN_SHIFT 0x07#define PALMAS_I2C_SPI_I2C2OTP_PAGESEL 0x40#define PALMAS_I2C_SPI_I2C2OTP_PAGESEL_SHIFT 0x06#define PALMAS_I2C_SPI_ID_I2C2 0x20#define PALMAS_I2C_SPI_ID_I2C2_SHIFT 0x05#define PALMAS_I2C_SPI_I2C_SPI 0x10#define PALMAS_I2C_SPI_I2C_SPI_SHIFT 0x04#define PALMAS_I2C_SPI_ID_I2C1_MASK 0x0F#define PALMAS_I2C_SPI_ID_I2C1_SHIFT 0x00
/* Bit definitions for PU_PD_INPUT_CTRL4 */#define PALMAS_PU_PD_INPUT_CTRL4_DVFS2_DAT_PD 0x40#define PALMAS_PU_PD_INPUT_CTRL4_DVFS2_DAT_PD_SHIFT 0x06#define PALMAS_PU_PD_INPUT_CTRL4_DVFS2_CLK_PD 0x10#define PALMAS_PU_PD_INPUT_CTRL4_DVFS2_CLK_PD_SHIFT 0x04#define PALMAS_PU_PD_INPUT_CTRL4_DVFS1_DAT_PD 0x04#define PALMAS_PU_PD_INPUT_CTRL4_DVFS1_DAT_PD_SHIFT 0x02#define PALMAS_PU_PD_INPUT_CTRL4_DVFS1_CLK_PD 0x01#define PALMAS_PU_PD_INPUT_CTRL4_DVFS1_CLK_PD_SHIFT 0x00
/* Bit definitions for PRIMARY_SECONDARY_PAD3 */#define PALMAS_PRIMARY_SECONDARY_PAD3_DVFS2 0x02#define PALMAS_PRIMARY_SECONDARY_PAD3_DVFS2_SHIFT 0x01#define PALMAS_PRIMARY_SECONDARY_PAD3_DVFS1 0x01#define PALMAS_PRIMARY_SECONDARY_PAD3_DVFS1_SHIFT 0x00
/* Registers for function LED_PWM */#define PALMAS_LED_PERIOD_CTRL 0x00#define PALMAS_LED_CTRL 0x01#define PALMAS_PWM_CTRL1 0x02#define PALMAS_PWM_CTRL2 0x03
/* Bit definitions for LED_PERIOD_CTRL */#define PALMAS_LED_PERIOD_CTRL_LED_2_PERIOD_MASK 0x38#define PALMAS_LED_PERIOD_CTRL_LED_2_PERIOD_SHIFT 0x03#define PALMAS_LED_PERIOD_CTRL_LED_1_PERIOD_MASK 0x07#define PALMAS_LED_PERIOD_CTRL_LED_1_PERIOD_SHIFT 0x00
/* Bit definitions for LED_CTRL */#define PALMAS_LED_CTRL_LED_2_SEQ 0x20#define PALMAS_LED_CTRL_LED_2_SEQ_SHIFT 0x05#define PALMAS_LED_CTRL_LED_1_SEQ 0x10#define PALMAS_LED_CTRL_LED_1_SEQ_SHIFT 0x04#define PALMAS_LED_CTRL_LED_2_ON_TIME_MASK 0x0c#define PALMAS_LED_CTRL_LED_2_ON_TIME_SHIFT 0x02#define PALMAS_LED_CTRL_LED_1_ON_TIME_MASK 0x03#define PALMAS_LED_CTRL_LED_1_ON_TIME_SHIFT 0x00
/* Bit definitions for PWM_CTRL1 */#define PALMAS_PWM_CTRL1_PWM_FREQ_EN 0x02#define PALMAS_PWM_CTRL1_PWM_FREQ_EN_SHIFT 0x01#define PALMAS_PWM_CTRL1_PWM_FREQ_SEL 0x01#define PALMAS_PWM_CTRL1_PWM_FREQ_SEL_SHIFT 0x00
/* Bit definitions for PWM_CTRL2 */#define PALMAS_PWM_CTRL2_PWM_DUTY_SEL_MASK 0xFF#define PALMAS_PWM_CTRL2_PWM_DUTY_SEL_SHIFT 0x00
/* Registers for function INTERRUPT */#define PALMAS_INT1_STATUS 0x00#define PALMAS_INT1_MASK 0x01#define PALMAS_INT1_LINE_STATE 0x02#define PALMAS_INT1_EDGE_DETECT1_RESERVED 0x03#define PALMAS_INT1_EDGE_DETECT2_RESERVED 0x04#define PALMAS_INT2_STATUS 0x05#define PALMAS_INT2_MASK 0x06#define PALMAS_INT2_LINE_STATE 0x07#define PALMAS_INT2_EDGE_DETECT1_RESERVED 0x08#define PALMAS_INT2_EDGE_DETECT2_RESERVED 0x09#define PALMAS_INT3_STATUS 0x0A#define PALMAS_INT3_MASK 0x0B#define PALMAS_INT3_LINE_STATE 0x0C#define PALMAS_INT3_EDGE_DETECT1_RESERVED 0x0D#define PALMAS_INT3_EDGE_DETECT2_RESERVED 0x0E#define PALMAS_INT4_STATUS 0x0F#define PALMAS_INT4_MASK 0x10#define PALMAS_INT4_LINE_STATE 0x11#define PALMAS_INT4_EDGE_DETECT1 0x12#define PALMAS_INT4_EDGE_DETECT2 0x13#define PALMAS_INT_CTRL 0x14
/* Bit definitions for INT1_STATUS */#define PALMAS_INT1_STATUS_VBAT_MON 0x80#define PALMAS_INT1_STATUS_VBAT_MON_SHIFT 0x07#define PALMAS_INT1_STATUS_VSYS_MON 0x40#define PALMAS_INT1_STATUS_VSYS_MON_SHIFT 0x06#define PALMAS_INT1_STATUS_HOTDIE 0x20#define PALMAS_INT1_STATUS_HOTDIE_SHIFT 0x05#define PALMAS_INT1_STATUS_PWRDOWN 0x10#define PALMAS_INT1_STATUS_PWRDOWN_SHIFT 0x04#define PALMAS_INT1_STATUS_RPWRON 0x08#define PALMAS_INT1_STATUS_RPWRON_SHIFT 0x03#define PALMAS_INT1_STATUS_LONG_PRESS_KEY 0x04#define PALMAS_INT1_STATUS_LONG_PRESS_KEY_SHIFT 0x02#define PALMAS_INT1_STATUS_PWRON 0x02#define PALMAS_INT1_STATUS_PWRON_SHIFT 0x01#define PALMAS_INT1_STATUS_CHARG_DET_N_VBUS_OVV 0x01#define PALMAS_INT1_STATUS_CHARG_DET_N_VBUS_OVV_SHIFT 0x00
/* Bit definitions for INT1_MASK */#define PALMAS_INT1_MASK_VBAT_MON 0x80#define PALMAS_INT1_MASK_VBAT_MON_SHIFT 0x07#define PALMAS_INT1_MASK_VSYS_MON 0x40#define PALMAS_INT1_MASK_VSYS_MON_SHIFT 0x06#define PALMAS_INT1_MASK_HOTDIE 0x20#define PALMAS_INT1_MASK_HOTDIE_SHIFT 0x05#define PALMAS_INT1_MASK_PWRDOWN 0x10#define PALMAS_INT1_MASK_PWRDOWN_SHIFT 0x04#define PALMAS_INT1_MASK_RPWRON 0x08#define PALMAS_INT1_MASK_RPWRON_SHIFT 0x03#define PALMAS_INT1_MASK_LONG_PRESS_KEY 0x04#define PALMAS_INT1_MASK_LONG_PRESS_KEY_SHIFT 0x02#define PALMAS_INT1_MASK_PWRON 0x02#define PALMAS_INT1_MASK_PWRON_SHIFT 0x01#define PALMAS_INT1_MASK_CHARG_DET_N_VBUS_OVV 0x01#define PALMAS_INT1_MASK_CHARG_DET_N_VBUS_OVV_SHIFT 0x00
/* Bit definitions for INT1_LINE_STATE */#define PALMAS_INT1_LINE_STATE_VBAT_MON 0x80#define PALMAS_INT1_LINE_STATE_VBAT_MON_SHIFT 0x07#define PALMAS_INT1_LINE_STATE_VSYS_MON 0x40#define PALMAS_INT1_LINE_STATE_VSYS_MON_SHIFT 0x06#define PALMAS_INT1_LINE_STATE_HOTDIE 0x20#define PALMAS_INT1_LINE_STATE_HOTDIE_SHIFT 0x05#define PALMAS_INT1_LINE_STATE_PWRDOWN 0x10#define PALMAS_INT1_LINE_STATE_PWRDOWN_SHIFT 0x04#define PALMAS_INT1_LINE_STATE_RPWRON 0x08#define PALMAS_INT1_LINE_STATE_RPWRON_SHIFT 0x03#define PALMAS_INT1_LINE_STATE_LONG_PRESS_KEY 0x04#define PALMAS_INT1_LINE_STATE_LONG_PRESS_KEY_SHIFT 0x02#define PALMAS_INT1_LINE_STATE_PWRON 0x02#define PALMAS_INT1_LINE_STATE_PWRON_SHIFT 0x01#define PALMAS_INT1_LINE_STATE_CHARG_DET_N_VBUS_OVV 0x01#define PALMAS_INT1_LINE_STATE_CHARG_DET_N_VBUS_OVV_SHIFT 0x00
/* Bit definitions for INT2_STATUS */#define PALMAS_INT2_STATUS_VAC_ACOK 0x80#define PALMAS_INT2_STATUS_VAC_ACOK_SHIFT 0x07#define PALMAS_INT2_STATUS_SHORT 0x40#define PALMAS_INT2_STATUS_SHORT_SHIFT 0x06#define PALMAS_INT2_STATUS_FBI_BB 0x20#define PALMAS_INT2_STATUS_FBI_BB_SHIFT 0x05#define PALMAS_INT2_STATUS_RESET_IN 0x10#define PALMAS_INT2_STATUS_RESET_IN_SHIFT 0x04#define PALMAS_INT2_STATUS_BATREMOVAL 0x08#define PALMAS_INT2_STATUS_BATREMOVAL_SHIFT 0x03#define PALMAS_INT2_STATUS_WDT 0x04#define PALMAS_INT2_STATUS_WDT_SHIFT 0x02#define PALMAS_INT2_STATUS_RTC_TIMER 0x02#define PALMAS_INT2_STATUS_RTC_TIMER_SHIFT 0x01#define PALMAS_INT2_STATUS_RTC_ALARM 0x01#define PALMAS_INT2_STATUS_RTC_ALARM_SHIFT 0x00
/* Bit definitions for INT2_MASK */#define PALMAS_INT2_MASK_VAC_ACOK 0x80#define PALMAS_INT2_MASK_VAC_ACOK_SHIFT 0x07#define PALMAS_INT2_MASK_SHORT 0x40#define PALMAS_INT2_MASK_SHORT_SHIFT 0x06#define PALMAS_INT2_MASK_FBI_BB 0x20#define PALMAS_INT2_MASK_FBI_BB_SHIFT 0x05#define PALMAS_INT2_MASK_RESET_IN 0x10#define PALMAS_INT2_MASK_RESET_IN_SHIFT 0x04#define PALMAS_INT2_MASK_BATREMOVAL 0x08#define PALMAS_INT2_MASK_BATREMOVAL_SHIFT 0x03#define PALMAS_INT2_MASK_WDT 0x04#define PALMAS_INT2_MASK_WDT_SHIFT 0x02#define PALMAS_INT2_MASK_RTC_TIMER 0x02#define PALMAS_INT2_MASK_RTC_TIMER_SHIFT 0x01#define PALMAS_INT2_MASK_RTC_ALARM 0x01#define PALMAS_INT2_MASK_RTC_ALARM_SHIFT 0x00
/* Bit definitions for INT2_LINE_STATE */#define PALMAS_INT2_LINE_STATE_VAC_ACOK 0x80#define PALMAS_INT2_LINE_STATE_VAC_ACOK_SHIFT 0x07#define PALMAS_INT2_LINE_STATE_SHORT 0x40#define PALMAS_INT2_LINE_STATE_SHORT_SHIFT 0x06#define PALMAS_INT2_LINE_STATE_FBI_BB 0x20#define PALMAS_INT2_LINE_STATE_FBI_BB_SHIFT 0x05#define PALMAS_INT2_LINE_STATE_RESET_IN 0x10#define PALMAS_INT2_LINE_STATE_RESET_IN_SHIFT 0x04#define PALMAS_INT2_LINE_STATE_BATREMOVAL 0x08#define PALMAS_INT2_LINE_STATE_BATREMOVAL_SHIFT 0x03#define PALMAS_INT2_LINE_STATE_WDT 0x04#define PALMAS_INT2_LINE_STATE_WDT_SHIFT 0x02#define PALMAS_INT2_LINE_STATE_RTC_TIMER 0x02#define PALMAS_INT2_LINE_STATE_RTC_TIMER_SHIFT 0x01#define PALMAS_INT2_LINE_STATE_RTC_ALARM 0x01#define PALMAS_INT2_LINE_STATE_RTC_ALARM_SHIFT 0x00
/* Bit definitions for INT3_STATUS */#define PALMAS_INT3_STATUS_VBUS 0x80#define PALMAS_INT3_STATUS_VBUS_SHIFT 0x07#define PALMAS_INT3_STATUS_VBUS_OTG 0x40#define PALMAS_INT3_STATUS_VBUS_OTG_SHIFT 0x06#define PALMAS_INT3_STATUS_ID 0x20#define PALMAS_INT3_STATUS_ID_SHIFT 0x05#define PALMAS_INT3_STATUS_ID_OTG 0x10#define PALMAS_INT3_STATUS_ID_OTG_SHIFT 0x04#define PALMAS_INT3_STATUS_GPADC_EOC_RT 0x08#define PALMAS_INT3_STATUS_GPADC_EOC_RT_SHIFT 0x03#define PALMAS_INT3_STATUS_GPADC_EOC_SW 0x04#define PALMAS_INT3_STATUS_GPADC_EOC_SW_SHIFT 0x02#define PALMAS_INT3_STATUS_GPADC_AUTO_1 0x02#define PALMAS_INT3_STATUS_GPADC_AUTO_1_SHIFT 0x01#define PALMAS_INT3_STATUS_GPADC_AUTO_0 0x01#define PALMAS_INT3_STATUS_GPADC_AUTO_0_SHIFT 0x00
/* Bit definitions for INT3_MASK */#define PALMAS_INT3_MASK_VBUS 0x80#define PALMAS_INT3_MASK_VBUS_SHIFT 0x07#define PALMAS_INT3_MASK_VBUS_OTG 0x40#define PALMAS_INT3_MASK_VBUS_OTG_SHIFT 0x06#define PALMAS_INT3_MASK_ID 0x20#define PALMAS_INT3_MASK_ID_SHIFT 0x05#define PALMAS_INT3_MASK_ID_OTG 0x10#define PALMAS_INT3_MASK_ID_OTG_SHIFT 0x04#define PALMAS_INT3_MASK_GPADC_EOC_RT 0x08#define PALMAS_INT3_MASK_GPADC_EOC_RT_SHIFT 0x03#define PALMAS_INT3_MASK_GPADC_EOC_SW 0x04#define PALMAS_INT3_MASK_GPADC_EOC_SW_SHIFT 0x02#define PALMAS_INT3_MASK_GPADC_AUTO_1 0x02#define PALMAS_INT3_MASK_GPADC_AUTO_1_SHIFT 0x01#define PALMAS_INT3_MASK_GPADC_AUTO_0 0x01#define PALMAS_INT3_MASK_GPADC_AUTO_0_SHIFT 0x00
/* Bit definitions for INT3_LINE_STATE */#define PALMAS_INT3_LINE_STATE_VBUS 0x80#define PALMAS_INT3_LINE_STATE_VBUS_SHIFT 0x07#define PALMAS_INT3_LINE_STATE_VBUS_OTG 0x40#define PALMAS_INT3_LINE_STATE_VBUS_OTG_SHIFT 0x06#define PALMAS_INT3_LINE_STATE_ID 0x20#define PALMAS_INT3_LINE_STATE_ID_SHIFT 0x05#define PALMAS_INT3_LINE_STATE_ID_OTG 0x10#define PALMAS_INT3_LINE_STATE_ID_OTG_SHIFT 0x04#define PALMAS_INT3_LINE_STATE_GPADC_EOC_RT 0x08#define PALMAS_INT3_LINE_STATE_GPADC_EOC_RT_SHIFT 0x03#define PALMAS_INT3_LINE_STATE_GPADC_EOC_SW 0x04#define PALMAS_INT3_LINE_STATE_GPADC_EOC_SW_SHIFT 0x02#define PALMAS_INT3_LINE_STATE_GPADC_AUTO_1 0x02#define PALMAS_INT3_LINE_STATE_GPADC_AUTO_1_SHIFT 0x01#define PALMAS_INT3_LINE_STATE_GPADC_AUTO_0 0x01#define PALMAS_INT3_LINE_STATE_GPADC_AUTO_0_SHIFT 0x00
/* Bit definitions for INT4_STATUS */#define PALMAS_INT4_STATUS_GPIO_7 0x80#define PALMAS_INT4_STATUS_GPIO_7_SHIFT 0x07#define PALMAS_INT4_STATUS_GPIO_6 0x40#define PALMAS_INT4_STATUS_GPIO_6_SHIFT 0x06#define PALMAS_INT4_STATUS_GPIO_5 0x20#define PALMAS_INT4_STATUS_GPIO_5_SHIFT 0x05#define PALMAS_INT4_STATUS_GPIO_4 0x10#define PALMAS_INT4_STATUS_GPIO_4_SHIFT 0x04#define PALMAS_INT4_STATUS_GPIO_3 0x08#define PALMAS_INT4_STATUS_GPIO_3_SHIFT 0x03#define PALMAS_INT4_STATUS_GPIO_2 0x04#define PALMAS_INT4_STATUS_GPIO_2_SHIFT 0x02#define PALMAS_INT4_STATUS_GPIO_1 0x02#define PALMAS_INT4_STATUS_GPIO_1_SHIFT 0x01#define PALMAS_INT4_STATUS_GPIO_0 0x01#define PALMAS_INT4_STATUS_GPIO_0_SHIFT 0x00
/* Bit definitions for INT4_MASK */#define PALMAS_INT4_MASK_GPIO_7 0x80#define PALMAS_INT4_MASK_GPIO_7_SHIFT 0x07#define PALMAS_INT4_MASK_GPIO_6 0x40#define PALMAS_INT4_MASK_GPIO_6_SHIFT 0x06#define PALMAS_INT4_MASK_GPIO_5 0x20#define PALMAS_INT4_MASK_GPIO_5_SHIFT 0x05#define PALMAS_INT4_MASK_GPIO_4 0x10#define PALMAS_INT4_MASK_GPIO_4_SHIFT 0x04#define PALMAS_INT4_MASK_GPIO_3 0x08#define PALMAS_INT4_MASK_GPIO_3_SHIFT 0x03#define PALMAS_INT4_MASK_GPIO_2 0x04#define PALMAS_INT4_MASK_GPIO_2_SHIFT 0x02#define PALMAS_INT4_MASK_GPIO_1 0x02#define PALMAS_INT4_MASK_GPIO_1_SHIFT 0x01#define PALMAS_INT4_MASK_GPIO_0 0x01#define PALMAS_INT4_MASK_GPIO_0_SHIFT 0x00
/* Bit definitions for INT4_LINE_STATE */#define PALMAS_INT4_LINE_STATE_GPIO_7 0x80#define PALMAS_INT4_LINE_STATE_GPIO_7_SHIFT 0x07#define PALMAS_INT4_LINE_STATE_GPIO_6 0x40#define PALMAS_INT4_LINE_STATE_GPIO_6_SHIFT 0x06#define PALMAS_INT4_LINE_STATE_GPIO_5 0x20#define PALMAS_INT4_LINE_STATE_GPIO_5_SHIFT 0x05#define PALMAS_INT4_LINE_STATE_GPIO_4 0x10#define PALMAS_INT4_LINE_STATE_GPIO_4_SHIFT 0x04#define PALMAS_INT4_LINE_STATE_GPIO_3 0x08#define PALMAS_INT4_LINE_STATE_GPIO_3_SHIFT 0x03#define PALMAS_INT4_LINE_STATE_GPIO_2 0x04#define PALMAS_INT4_LINE_STATE_GPIO_2_SHIFT 0x02#define PALMAS_INT4_LINE_STATE_GPIO_1 0x02#define PALMAS_INT4_LINE_STATE_GPIO_1_SHIFT 0x01#define PALMAS_INT4_LINE_STATE_GPIO_0 0x01#define PALMAS_INT4_LINE_STATE_GPIO_0_SHIFT 0x00
/* Bit definitions for INT4_EDGE_DETECT1 */#define PALMAS_INT4_EDGE_DETECT1_GPIO_3_RISING 0x80#define PALMAS_INT4_EDGE_DETECT1_GPIO_3_RISING_SHIFT 0x07#define PALMAS_INT4_EDGE_DETECT1_GPIO_3_FALLING 0x40#define PALMAS_INT4_EDGE_DETECT1_GPIO_3_FALLING_SHIFT 0x06#define PALMAS_INT4_EDGE_DETECT1_GPIO_2_RISING 0x20#define PALMAS_INT4_EDGE_DETECT1_GPIO_2_RISING_SHIFT 0x05#define PALMAS_INT4_EDGE_DETECT1_GPIO_2_FALLING 0x10#define PALMAS_INT4_EDGE_DETECT1_GPIO_2_FALLING_SHIFT 0x04#define PALMAS_INT4_EDGE_DETECT1_GPIO_1_RISING 0x08#define PALMAS_INT4_EDGE_DETECT1_GPIO_1_RISING_SHIFT 0x03#define PALMAS_INT4_EDGE_DETECT1_GPIO_1_FALLING 0x04#define PALMAS_INT4_EDGE_DETECT1_GPIO_1_FALLING_SHIFT 0x02#define PALMAS_INT4_EDGE_DETECT1_GPIO_0_RISING 0x02#define PALMAS_INT4_EDGE_DETECT1_GPIO_0_RISING_SHIFT 0x01#define PALMAS_INT4_EDGE_DETECT1_GPIO_0_FALLING 0x01#define PALMAS_INT4_EDGE_DETECT1_GPIO_0_FALLING_SHIFT 0x00
/* Bit definitions for INT4_EDGE_DETECT2 */#define PALMAS_INT4_EDGE_DETECT2_GPIO_7_RISING 0x80#define PALMAS_INT4_EDGE_DETECT2_GPIO_7_RISING_SHIFT 0x07#define PALMAS_INT4_EDGE_DETECT2_GPIO_7_FALLING 0x40#define PALMAS_INT4_EDGE_DETECT2_GPIO_7_FALLING_SHIFT 0x06#define PALMAS_INT4_EDGE_DETECT2_GPIO_6_RISING 0x20#define PALMAS_INT4_EDGE_DETECT2_GPIO_6_RISING_SHIFT 0x05#define PALMAS_INT4_EDGE_DETECT2_GPIO_6_FALLING 0x10#define PALMAS_INT4_EDGE_DETECT2_GPIO_6_FALLING_SHIFT 0x04#define PALMAS_INT4_EDGE_DETECT2_GPIO_5_RISING 0x08#define PALMAS_INT4_EDGE_DETECT2_GPIO_5_RISING_SHIFT 0x03#define PALMAS_INT4_EDGE_DETECT2_GPIO_5_FALLING 0x04#define PALMAS_INT4_EDGE_DETECT2_GPIO_5_FALLING_SHIFT 0x02#define PALMAS_INT4_EDGE_DETECT2_GPIO_4_RISING 0x02#define PALMAS_INT4_EDGE_DETECT2_GPIO_4_RISING_SHIFT 0x01#define PALMAS_INT4_EDGE_DETECT2_GPIO_4_FALLING 0x01#define PALMAS_INT4_EDGE_DETECT2_GPIO_4_FALLING_SHIFT 0x00
/* Bit definitions for INT_CTRL */#define PALMAS_INT_CTRL_INT_PENDING 0x04#define PALMAS_INT_CTRL_INT_PENDING_SHIFT 0x02#define PALMAS_INT_CTRL_INT_CLEAR 0x01#define PALMAS_INT_CTRL_INT_CLEAR_SHIFT 0x00
/* Registers for function USB_OTG */#define PALMAS_USB_WAKEUP 0x03#define PALMAS_USB_VBUS_CTRL_SET 0x04#define PALMAS_USB_VBUS_CTRL_CLR 0x05#define PALMAS_USB_ID_CTRL_SET 0x06#define PALMAS_USB_ID_CTRL_CLEAR 0x07#define PALMAS_USB_VBUS_INT_SRC 0x08#define PALMAS_USB_VBUS_INT_LATCH_SET 0x09#define PALMAS_USB_VBUS_INT_LATCH_CLR 0x0A#define PALMAS_USB_VBUS_INT_EN_LO_SET 0x0B#define PALMAS_USB_VBUS_INT_EN_LO_CLR 0x0C#define PALMAS_USB_VBUS_INT_EN_HI_SET 0x0D#define PALMAS_USB_VBUS_INT_EN_HI_CLR 0x0E#define PALMAS_USB_ID_INT_SRC 0x0F#define PALMAS_USB_ID_INT_LATCH_SET 0x10#define PALMAS_USB_ID_INT_LATCH_CLR 0x11#define PALMAS_USB_ID_INT_EN_LO_SET 0x12#define PALMAS_USB_ID_INT_EN_LO_CLR 0x13#define PALMAS_USB_ID_INT_EN_HI_SET 0x14#define PALMAS_USB_ID_INT_EN_HI_CLR 0x15#define PALMAS_USB_OTG_ADP_CTRL 0x16#define PALMAS_USB_OTG_ADP_HIGH 0x17#define PALMAS_USB_OTG_ADP_LOW 0x18#define PALMAS_USB_OTG_ADP_RISE 0x19#define PALMAS_USB_OTG_REVISION 0x1A
/* Bit definitions for USB_WAKEUP */#define PALMAS_USB_WAKEUP_ID_WK_UP_COMP 0x01#define PALMAS_USB_WAKEUP_ID_WK_UP_COMP_SHIFT 0x00
/* Bit definitions for USB_VBUS_CTRL_SET */#define PALMAS_USB_VBUS_CTRL_SET_VBUS_CHRG_VSYS 0x80#define PALMAS_USB_VBUS_CTRL_SET_VBUS_CHRG_VSYS_SHIFT 0x07#define PALMAS_USB_VBUS_CTRL_SET_VBUS_DISCHRG 0x20#define PALMAS_USB_VBUS_CTRL_SET_VBUS_DISCHRG_SHIFT 0x05#define PALMAS_USB_VBUS_CTRL_SET_VBUS_IADP_SRC 0x10#define PALMAS_USB_VBUS_CTRL_SET_VBUS_IADP_SRC_SHIFT 0x04#define PALMAS_USB_VBUS_CTRL_SET_VBUS_IADP_SINK 0x08#define PALMAS_USB_VBUS_CTRL_SET_VBUS_IADP_SINK_SHIFT 0x03#define PALMAS_USB_VBUS_CTRL_SET_VBUS_ACT_COMP 0x04#define PALMAS_USB_VBUS_CTRL_SET_VBUS_ACT_COMP_SHIFT 0x02
/* Bit definitions for USB_VBUS_CTRL_CLR */#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_CHRG_VSYS 0x80#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_CHRG_VSYS_SHIFT 0x07#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_DISCHRG 0x20#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_DISCHRG_SHIFT 0x05#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_IADP_SRC 0x10#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_IADP_SRC_SHIFT 0x04#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_IADP_SINK 0x08#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_IADP_SINK_SHIFT 0x03#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_ACT_COMP 0x04#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_ACT_COMP_SHIFT 0x02
/* Bit definitions for USB_ID_CTRL_SET */#define PALMAS_USB_ID_CTRL_SET_ID_PU_220K 0x80#define PALMAS_USB_ID_CTRL_SET_ID_PU_220K_SHIFT 0x07#define PALMAS_USB_ID_CTRL_SET_ID_PU_100K 0x40#define PALMAS_USB_ID_CTRL_SET_ID_PU_100K_SHIFT 0x06#define PALMAS_USB_ID_CTRL_SET_ID_GND_DRV 0x20#define PALMAS_USB_ID_CTRL_SET_ID_GND_DRV_SHIFT 0x05#define PALMAS_USB_ID_CTRL_SET_ID_SRC_16U 0x10#define PALMAS_USB_ID_CTRL_SET_ID_SRC_16U_SHIFT 0x04#define PALMAS_USB_ID_CTRL_SET_ID_SRC_5U 0x08#define PALMAS_USB_ID_CTRL_SET_ID_SRC_5U_SHIFT 0x03#define PALMAS_USB_ID_CTRL_SET_ID_ACT_COMP 0x04#define PALMAS_USB_ID_CTRL_SET_ID_ACT_COMP_SHIFT 0x02
/* Bit definitions for USB_ID_CTRL_CLEAR */#define PALMAS_USB_ID_CTRL_CLEAR_ID_PU_220K 0x80#define PALMAS_USB_ID_CTRL_CLEAR_ID_PU_220K_SHIFT 0x07#define PALMAS_USB_ID_CTRL_CLEAR_ID_PU_100K 0x40#define PALMAS_USB_ID_CTRL_CLEAR_ID_PU_100K_SHIFT 0x06#define PALMAS_USB_ID_CTRL_CLEAR_ID_GND_DRV 0x20#define PALMAS_USB_ID_CTRL_CLEAR_ID_GND_DRV_SHIFT 0x05#define PALMAS_USB_ID_CTRL_CLEAR_ID_SRC_16U 0x10#define PALMAS_USB_ID_CTRL_CLEAR_ID_SRC_16U_SHIFT 0x04#define PALMAS_USB_ID_CTRL_CLEAR_ID_SRC_5U 0x08#define PALMAS_USB_ID_CTRL_CLEAR_ID_SRC_5U_SHIFT 0x03#define PALMAS_USB_ID_CTRL_CLEAR_ID_ACT_COMP 0x04#define PALMAS_USB_ID_CTRL_CLEAR_ID_ACT_COMP_SHIFT 0x02
/* Bit definitions for USB_VBUS_INT_SRC */#define PALMAS_USB_VBUS_INT_SRC_VOTG_SESS_VLD 0x80#define PALMAS_USB_VBUS_INT_SRC_VOTG_SESS_VLD_SHIFT 0x07#define PALMAS_USB_VBUS_INT_SRC_VADP_PRB 0x40#define PALMAS_USB_VBUS_INT_SRC_VADP_PRB_SHIFT 0x06#define PALMAS_USB_VBUS_INT_SRC_VADP_SNS 0x20#define PALMAS_USB_VBUS_INT_SRC_VADP_SNS_SHIFT 0x05#define PALMAS_USB_VBUS_INT_SRC_VA_VBUS_VLD 0x08#define PALMAS_USB_VBUS_INT_SRC_VA_VBUS_VLD_SHIFT 0x03#define PALMAS_USB_VBUS_INT_SRC_VA_SESS_VLD 0x04#define PALMAS_USB_VBUS_INT_SRC_VA_SESS_VLD_SHIFT 0x02#define PALMAS_USB_VBUS_INT_SRC_VB_SESS_VLD 0x02#define PALMAS_USB_VBUS_INT_SRC_VB_SESS_VLD_SHIFT 0x01#define PALMAS_USB_VBUS_INT_SRC_VB_SESS_END 0x01#define PALMAS_USB_VBUS_INT_SRC_VB_SESS_END_SHIFT 0x00
/* Bit definitions for USB_VBUS_INT_LATCH_SET */#define PALMAS_USB_VBUS_INT_LATCH_SET_VOTG_SESS_VLD 0x80#define PALMAS_USB_VBUS_INT_LATCH_SET_VOTG_SESS_VLD_SHIFT 0x07#define PALMAS_USB_VBUS_INT_LATCH_SET_VADP_PRB 0x40#define PALMAS_USB_VBUS_INT_LATCH_SET_VADP_PRB_SHIFT 0x06#define PALMAS_USB_VBUS_INT_LATCH_SET_VADP_SNS 0x20#define PALMAS_USB_VBUS_INT_LATCH_SET_VADP_SNS_SHIFT 0x05#define PALMAS_USB_VBUS_INT_LATCH_SET_ADP 0x10#define PALMAS_USB_VBUS_INT_LATCH_SET_ADP_SHIFT 0x04#define PALMAS_USB_VBUS_INT_LATCH_SET_VA_VBUS_VLD 0x08#define PALMAS_USB_VBUS_INT_LATCH_SET_VA_VBUS_VLD_SHIFT 0x03#define PALMAS_USB_VBUS_INT_LATCH_SET_VA_SESS_VLD 0x04#define PALMAS_USB_VBUS_INT_LATCH_SET_VA_SESS_VLD_SHIFT 0x02#define PALMAS_USB_VBUS_INT_LATCH_SET_VB_SESS_VLD 0x02#define PALMAS_USB_VBUS_INT_LATCH_SET_VB_SESS_VLD_SHIFT 0x01#define PALMAS_USB_VBUS_INT_LATCH_SET_VB_SESS_END 0x01#define PALMAS_USB_VBUS_INT_LATCH_SET_VB_SESS_END_SHIFT 0x00
/* Bit definitions for USB_VBUS_INT_LATCH_CLR */#define PALMAS_USB_VBUS_INT_LATCH_CLR_VOTG_SESS_VLD 0x80#define PALMAS_USB_VBUS_INT_LATCH_CLR_VOTG_SESS_VLD_SHIFT 0x07#define PALMAS_USB_VBUS_INT_LATCH_CLR_VADP_PRB 0x40#define PALMAS_USB_VBUS_INT_LATCH_CLR_VADP_PRB_SHIFT 0x06#define PALMAS_USB_VBUS_INT_LATCH_CLR_VADP_SNS 0x20#define PALMAS_USB_VBUS_INT_LATCH_CLR_VADP_SNS_SHIFT 0x05#define PALMAS_USB_VBUS_INT_LATCH_CLR_ADP 0x10#define PALMAS_USB_VBUS_INT_LATCH_CLR_ADP_SHIFT 0x04#define PALMAS_USB_VBUS_INT_LATCH_CLR_VA_VBUS_VLD 0x08#define PALMAS_USB_VBUS_INT_LATCH_CLR_VA_VBUS_VLD_SHIFT 0x03#define PALMAS_USB_VBUS_INT_LATCH_CLR_VA_SESS_VLD 0x04#define PALMAS_USB_VBUS_INT_LATCH_CLR_VA_SESS_VLD_SHIFT 0x02#define PALMAS_USB_VBUS_INT_LATCH_CLR_VB_SESS_VLD 0x02#define PALMAS_USB_VBUS_INT_LATCH_CLR_VB_SESS_VLD_SHIFT 0x01#define PALMAS_USB_VBUS_INT_LATCH_CLR_VB_SESS_END 0x01#define PALMAS_USB_VBUS_INT_LATCH_CLR_VB_SESS_END_SHIFT 0x00
/* Bit definitions for USB_VBUS_INT_EN_LO_SET */#define PALMAS_USB_VBUS_INT_EN_LO_SET_VOTG_SESS_VLD 0x80#define PALMAS_USB_VBUS_INT_EN_LO_SET_VOTG_SESS_VLD_SHIFT 0x07#define PALMAS_USB_VBUS_INT_EN_LO_SET_VADP_PRB 0x40#define PALMAS_USB_VBUS_INT_EN_LO_SET_VADP_PRB_SHIFT 0x06#define PALMAS_USB_VBUS_INT_EN_LO_SET_VADP_SNS 0x20#define PALMAS_USB_VBUS_INT_EN_LO_SET_VADP_SNS_SHIFT 0x05#define PALMAS_USB_VBUS_INT_EN_LO_SET_VA_VBUS_VLD 0x08#define PALMAS_USB_VBUS_INT_EN_LO_SET_VA_VBUS_VLD_SHIFT 0x03#define PALMAS_USB_VBUS_INT_EN_LO_SET_VA_SESS_VLD 0x04#define PALMAS_USB_VBUS_INT_EN_LO_SET_VA_SESS_VLD_SHIFT 0x02#define PALMAS_USB_VBUS_INT_EN_LO_SET_VB_SESS_VLD 0x02#define PALMAS_USB_VBUS_INT_EN_LO_SET_VB_SESS_VLD_SHIFT 0x01#define PALMAS_USB_VBUS_INT_EN_LO_SET_VB_SESS_END 0x01#define PALMAS_USB_VBUS_INT_EN_LO_SET_VB_SESS_END_SHIFT 0x00
/* Bit definitions for USB_VBUS_INT_EN_LO_CLR */#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VOTG_SESS_VLD 0x80#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VOTG_SESS_VLD_SHIFT 0x07#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VADP_PRB 0x40#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VADP_PRB_SHIFT 0x06#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VADP_SNS 0x20#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VADP_SNS_SHIFT 0x05#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VA_VBUS_VLD 0x08#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VA_VBUS_VLD_SHIFT 0x03#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VA_SESS_VLD 0x04#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VA_SESS_VLD_SHIFT 0x02#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VB_SESS_VLD 0x02#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VB_SESS_VLD_SHIFT 0x01#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VB_SESS_END 0x01#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VB_SESS_END_SHIFT 0x00
/* Bit definitions for USB_VBUS_INT_EN_HI_SET */#define PALMAS_USB_VBUS_INT_EN_HI_SET_VOTG_SESS_VLD 0x80#define PALMAS_USB_VBUS_INT_EN_HI_SET_VOTG_SESS_VLD_SHIFT 0x07#define PALMAS_USB_VBUS_INT_EN_HI_SET_VADP_PRB 0x40#define PALMAS_USB_VBUS_INT_EN_HI_SET_VADP_PRB_SHIFT 0x06#define PALMAS_USB_VBUS_INT_EN_HI_SET_VADP_SNS 0x20#define PALMAS_USB_VBUS_INT_EN_HI_SET_VADP_SNS_SHIFT 0x05#define PALMAS_USB_VBUS_INT_EN_HI_SET_ADP 0x10#define PALMAS_USB_VBUS_INT_EN_HI_SET_ADP_SHIFT 0x04#define PALMAS_USB_VBUS_INT_EN_HI_SET_VA_VBUS_VLD 0x08#define PALMAS_USB_VBUS_INT_EN_HI_SET_VA_VBUS_VLD_SHIFT 0x03#define PALMAS_USB_VBUS_INT_EN_HI_SET_VA_SESS_VLD 0x04#define PALMAS_USB_VBUS_INT_EN_HI_SET_VA_SESS_VLD_SHIFT 0x02#define PALMAS_USB_VBUS_INT_EN_HI_SET_VB_SESS_VLD 0x02#define PALMAS_USB_VBUS_INT_EN_HI_SET_VB_SESS_VLD_SHIFT 0x01#define PALMAS_USB_VBUS_INT_EN_HI_SET_VB_SESS_END 0x01#define PALMAS_USB_VBUS_INT_EN_HI_SET_VB_SESS_END_SHIFT 0x00
/* Bit definitions for USB_VBUS_INT_EN_HI_CLR */#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VOTG_SESS_VLD 0x80#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VOTG_SESS_VLD_SHIFT 0x07#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VADP_PRB 0x40#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VADP_PRB_SHIFT 0x06#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VADP_SNS 0x20#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VADP_SNS_SHIFT 0x05#define PALMAS_USB_VBUS_INT_EN_HI_CLR_ADP 0x10#define PALMAS_USB_VBUS_INT_EN_HI_CLR_ADP_SHIFT 0x04#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VA_VBUS_VLD 0x08#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VA_VBUS_VLD_SHIFT 0x03#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VA_SESS_VLD 0x04#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VA_SESS_VLD_SHIFT 0x02#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VB_SESS_VLD 0x02#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VB_SESS_VLD_SHIFT 0x01#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VB_SESS_END 0x01#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VB_SESS_END_SHIFT 0x00
/* Bit definitions for USB_ID_INT_SRC */#define PALMAS_USB_ID_INT_SRC_ID_FLOAT 0x10#define PALMAS_USB_ID_INT_SRC_ID_FLOAT_SHIFT 0x04#define PALMAS_USB_ID_INT_SRC_ID_A 0x08#define PALMAS_USB_ID_INT_SRC_ID_A_SHIFT 0x03#define PALMAS_USB_ID_INT_SRC_ID_B 0x04#define PALMAS_USB_ID_INT_SRC_ID_B_SHIFT 0x02#define PALMAS_USB_ID_INT_SRC_ID_C 0x02#define PALMAS_USB_ID_INT_SRC_ID_C_SHIFT 0x01#define PALMAS_USB_ID_INT_SRC_ID_GND 0x01#define PALMAS_USB_ID_INT_SRC_ID_GND_SHIFT 0x00
/* Bit definitions for USB_ID_INT_LATCH_SET */#define PALMAS_USB_ID_INT_LATCH_SET_ID_FLOAT 0x10#define PALMAS_USB_ID_INT_LATCH_SET_ID_FLOAT_SHIFT 0x04#define PALMAS_USB_ID_INT_LATCH_SET_ID_A 0x08#define PALMAS_USB_ID_INT_LATCH_SET_ID_A_SHIFT 0x03#define PALMAS_USB_ID_INT_LATCH_SET_ID_B 0x04#define PALMAS_USB_ID_INT_LATCH_SET_ID_B_SHIFT 0x02#define PALMAS_USB_ID_INT_LATCH_SET_ID_C 0x02#define PALMAS_USB_ID_INT_LATCH_SET_ID_C_SHIFT 0x01#define PALMAS_USB_ID_INT_LATCH_SET_ID_GND 0x01#define PALMAS_USB_ID_INT_LATCH_SET_ID_GND_SHIFT 0x00
/* Bit definitions for USB_ID_INT_LATCH_CLR */#define PALMAS_USB_ID_INT_LATCH_CLR_ID_FLOAT 0x10#define PALMAS_USB_ID_INT_LATCH_CLR_ID_FLOAT_SHIFT 0x04#define PALMAS_USB_ID_INT_LATCH_CLR_ID_A 0x08#define PALMAS_USB_ID_INT_LATCH_CLR_ID_A_SHIFT 0x03#define PALMAS_USB_ID_INT_LATCH_CLR_ID_B 0x04#define PALMAS_USB_ID_INT_LATCH_CLR_ID_B_SHIFT 0x02#define PALMAS_USB_ID_INT_LATCH_CLR_ID_C 0x02#define PALMAS_USB_ID_INT_LATCH_CLR_ID_C_SHIFT 0x01#define PALMAS_USB_ID_INT_LATCH_CLR_ID_GND 0x01#define PALMAS_USB_ID_INT_LATCH_CLR_ID_GND_SHIFT 0x00
/* Bit definitions for USB_ID_INT_EN_LO_SET */#define PALMAS_USB_ID_INT_EN_LO_SET_ID_FLOAT 0x10#define PALMAS_USB_ID_INT_EN_LO_SET_ID_FLOAT_SHIFT 0x04#define PALMAS_USB_ID_INT_EN_LO_SET_ID_A 0x08#define PALMAS_USB_ID_INT_EN_LO_SET_ID_A_SHIFT 0x03#define PALMAS_USB_ID_INT_EN_LO_SET_ID_B 0x04#define PALMAS_USB_ID_INT_EN_LO_SET_ID_B_SHIFT 0x02#define PALMAS_USB_ID_INT_EN_LO_SET_ID_C 0x02#define PALMAS_USB_ID_INT_EN_LO_SET_ID_C_SHIFT 0x01#define PALMAS_USB_ID_INT_EN_LO_SET_ID_GND 0x01#define PALMAS_USB_ID_INT_EN_LO_SET_ID_GND_SHIFT 0x00
/* Bit definitions for USB_ID_INT_EN_LO_CLR */#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_FLOAT 0x10#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_FLOAT_SHIFT 0x04#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_A 0x08#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_A_SHIFT 0x03#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_B 0x04#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_B_SHIFT 0x02#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_C 0x02#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_C_SHIFT 0x01#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_GND 0x01#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_GND_SHIFT 0x00
/* Bit definitions for USB_ID_INT_EN_HI_SET */#define PALMAS_USB_ID_INT_EN_HI_SET_ID_FLOAT 0x10#define PALMAS_USB_ID_INT_EN_HI_SET_ID_FLOAT_SHIFT 0x04#define PALMAS_USB_ID_INT_EN_HI_SET_ID_A 0x08#define PALMAS_USB_ID_INT_EN_HI_SET_ID_A_SHIFT 0x03#define PALMAS_USB_ID_INT_EN_HI_SET_ID_B 0x04#define PALMAS_USB_ID_INT_EN_HI_SET_ID_B_SHIFT 0x02#define PALMAS_USB_ID_INT_EN_HI_SET_ID_C 0x02#define PALMAS_USB_ID_INT_EN_HI_SET_ID_C_SHIFT 0x01#define PALMAS_USB_ID_INT_EN_HI_SET_ID_GND 0x01#define PALMAS_USB_ID_INT_EN_HI_SET_ID_GND_SHIFT 0x00
/* Bit definitions for USB_ID_INT_EN_HI_CLR */#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_FLOAT 0x10#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_FLOAT_SHIFT 0x04#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_A 0x08#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_A_SHIFT 0x03#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_B 0x04#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_B_SHIFT 0x02#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_C 0x02#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_C_SHIFT 0x01#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_GND 0x01#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_GND_SHIFT 0x00
/* Bit definitions for USB_OTG_ADP_CTRL */#define PALMAS_USB_OTG_ADP_CTRL_ADP_EN 0x04#define PALMAS_USB_OTG_ADP_CTRL_ADP_EN_SHIFT 0x02#define PALMAS_USB_OTG_ADP_CTRL_ADP_MODE_MASK 0x03#define PALMAS_USB_OTG_ADP_CTRL_ADP_MODE_SHIFT 0x00
/* Bit definitions for USB_OTG_ADP_HIGH */#define PALMAS_USB_OTG_ADP_HIGH_T_ADP_HIGH_MASK 0xFF#define PALMAS_USB_OTG_ADP_HIGH_T_ADP_HIGH_SHIFT 0x00
/* Bit definitions for USB_OTG_ADP_LOW */#define PALMAS_USB_OTG_ADP_LOW_T_ADP_LOW_MASK 0xFF#define PALMAS_USB_OTG_ADP_LOW_T_ADP_LOW_SHIFT 0x00
/* Bit definitions for USB_OTG_ADP_RISE */#define PALMAS_USB_OTG_ADP_RISE_T_ADP_RISE_MASK 0xFF#define PALMAS_USB_OTG_ADP_RISE_T_ADP_RISE_SHIFT 0x00
/* Bit definitions for USB_OTG_REVISION */#define PALMAS_USB_OTG_REVISION_OTG_REV 0x01#define PALMAS_USB_OTG_REVISION_OTG_REV_SHIFT 0x00
/* Registers for function VIBRATOR */#define PALMAS_VIBRA_CTRL 0x00
/* Bit definitions for VIBRA_CTRL */#define PALMAS_VIBRA_CTRL_PWM_DUTY_SEL_MASK 0x06#define PALMAS_VIBRA_CTRL_PWM_DUTY_SEL_SHIFT 0x01#define PALMAS_VIBRA_CTRL_PWM_FREQ_SEL 0x01#define PALMAS_VIBRA_CTRL_PWM_FREQ_SEL_SHIFT 0x00
/* Registers for function GPIO */#define PALMAS_GPIO_DATA_IN 0x00#define PALMAS_GPIO_DATA_DIR 0x01#define PALMAS_GPIO_DATA_OUT 0x02#define PALMAS_GPIO_DEBOUNCE_EN 0x03#define PALMAS_GPIO_CLEAR_DATA_OUT 0x04#define PALMAS_GPIO_SET_DATA_OUT 0x05#define PALMAS_PU_PD_GPIO_CTRL1 0x06#define PALMAS_PU_PD_GPIO_CTRL2 0x07#define PALMAS_OD_OUTPUT_GPIO_CTRL 0x08#define PALMAS_GPIO_DATA_IN2 0x09#define PALMAS_GPIO_DATA_DIR2 0x0A#define PALMAS_GPIO_DATA_OUT2 0x0B#define PALMAS_GPIO_DEBOUNCE_EN2 0x0C#define PALMAS_GPIO_CLEAR_DATA_OUT2 0x0D#define PALMAS_GPIO_SET_DATA_OUT2 0x0E#define PALMAS_PU_PD_GPIO_CTRL3 0x0F#define PALMAS_PU_PD_GPIO_CTRL4 0x10#define PALMAS_OD_OUTPUT_GPIO_CTRL2 0x11
/* Bit definitions for GPIO_DATA_IN */#define PALMAS_GPIO_DATA_IN_GPIO_7_IN 0x80#define PALMAS_GPIO_DATA_IN_GPIO_7_IN_SHIFT 0x07#define PALMAS_GPIO_DATA_IN_GPIO_6_IN 0x40#define PALMAS_GPIO_DATA_IN_GPIO_6_IN_SHIFT 0x06#define PALMAS_GPIO_DATA_IN_GPIO_5_IN 0x20#define PALMAS_GPIO_DATA_IN_GPIO_5_IN_SHIFT 0x05#define PALMAS_GPIO_DATA_IN_GPIO_4_IN 0x10#define PALMAS_GPIO_DATA_IN_GPIO_4_IN_SHIFT 0x04#define PALMAS_GPIO_DATA_IN_GPIO_3_IN 0x08#define PALMAS_GPIO_DATA_IN_GPIO_3_IN_SHIFT 0x03#define PALMAS_GPIO_DATA_IN_GPIO_2_IN 0x04#define PALMAS_GPIO_DATA_IN_GPIO_2_IN_SHIFT 0x02#define PALMAS_GPIO_DATA_IN_GPIO_1_IN 0x02#define PALMAS_GPIO_DATA_IN_GPIO_1_IN_SHIFT 0x01#define PALMAS_GPIO_DATA_IN_GPIO_0_IN 0x01#define PALMAS_GPIO_DATA_IN_GPIO_0_IN_SHIFT 0x00
/* Bit definitions for GPIO_DATA_DIR */#define PALMAS_GPIO_DATA_DIR_GPIO_7_DIR 0x80#define PALMAS_GPIO_DATA_DIR_GPIO_7_DIR_SHIFT 0x07#define PALMAS_GPIO_DATA_DIR_GPIO_6_DIR 0x40#define PALMAS_GPIO_DATA_DIR_GPIO_6_DIR_SHIFT 0x06#define PALMAS_GPIO_DATA_DIR_GPIO_5_DIR 0x20#define PALMAS_GPIO_DATA_DIR_GPIO_5_DIR_SHIFT 0x05#define PALMAS_GPIO_DATA_DIR_GPIO_4_DIR 0x10#define PALMAS_GPIO_DATA_DIR_GPIO_4_DIR_SHIFT 0x04#define PALMAS_GPIO_DATA_DIR_GPIO_3_DIR 0x08#define PALMAS_GPIO_DATA_DIR_GPIO_3_DIR_SHIFT 0x03#define PALMAS_GPIO_DATA_DIR_GPIO_2_DIR 0x04#define PALMAS_GPIO_DATA_DIR_GPIO_2_DIR_SHIFT 0x02#define PALMAS_GPIO_DATA_DIR_GPIO_1_DIR 0x02#define PALMAS_GPIO_DATA_DIR_GPIO_1_DIR_SHIFT 0x01#define PALMAS_GPIO_DATA_DIR_GPIO_0_DIR 0x01#define PALMAS_GPIO_DATA_DIR_GPIO_0_DIR_SHIFT 0x00
/* Bit definitions for GPIO_DATA_OUT */#define PALMAS_GPIO_DATA_OUT_GPIO_7_OUT 0x80#define PALMAS_GPIO_DATA_OUT_GPIO_7_OUT_SHIFT 0x07#define PALMAS_GPIO_DATA_OUT_GPIO_6_OUT 0x40#define PALMAS_GPIO_DATA_OUT_GPIO_6_OUT_SHIFT 0x06#define PALMAS_GPIO_DATA_OUT_GPIO_5_OUT 0x20#define PALMAS_GPIO_DATA_OUT_GPIO_5_OUT_SHIFT 0x05#define PALMAS_GPIO_DATA_OUT_GPIO_4_OUT 0x10#define PALMAS_GPIO_DATA_OUT_GPIO_4_OUT_SHIFT 0x04#define PALMAS_GPIO_DATA_OUT_GPIO_3_OUT 0x08#define PALMAS_GPIO_DATA_OUT_GPIO_3_OUT_SHIFT 0x03#define PALMAS_GPIO_DATA_OUT_GPIO_2_OUT 0x04#define PALMAS_GPIO_DATA_OUT_GPIO_2_OUT_SHIFT 0x02#define PALMAS_GPIO_DATA_OUT_GPIO_1_OUT 0x02#define PALMAS_GPIO_DATA_OUT_GPIO_1_OUT_SHIFT 0x01#define PALMAS_GPIO_DATA_OUT_GPIO_0_OUT 0x01#define PALMAS_GPIO_DATA_OUT_GPIO_0_OUT_SHIFT 0x00
/* Bit definitions for GPIO_DEBOUNCE_EN */#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_7_DEBOUNCE_EN 0x80#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_7_DEBOUNCE_EN_SHIFT 0x07#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_6_DEBOUNCE_EN 0x40#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_6_DEBOUNCE_EN_SHIFT 0x06#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_5_DEBOUNCE_EN 0x20#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_5_DEBOUNCE_EN_SHIFT 0x05#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_4_DEBOUNCE_EN 0x10#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_4_DEBOUNCE_EN_SHIFT 0x04#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_3_DEBOUNCE_EN 0x08#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_3_DEBOUNCE_EN_SHIFT 0x03#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_2_DEBOUNCE_EN 0x04#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_2_DEBOUNCE_EN_SHIFT 0x02#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_1_DEBOUNCE_EN 0x02#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_1_DEBOUNCE_EN_SHIFT 0x01#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_0_DEBOUNCE_EN 0x01#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_0_DEBOUNCE_EN_SHIFT 0x00
/* Bit definitions for GPIO_CLEAR_DATA_OUT */#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_7_CLEAR_DATA_OUT 0x80#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_7_CLEAR_DATA_OUT_SHIFT 0x07#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_6_CLEAR_DATA_OUT 0x40#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_6_CLEAR_DATA_OUT_SHIFT 0x06#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_5_CLEAR_DATA_OUT 0x20#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_5_CLEAR_DATA_OUT_SHIFT 0x05#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_4_CLEAR_DATA_OUT 0x10#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_4_CLEAR_DATA_OUT_SHIFT 0x04#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_3_CLEAR_DATA_OUT 0x08#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_3_CLEAR_DATA_OUT_SHIFT 0x03#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_2_CLEAR_DATA_OUT 0x04#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_2_CLEAR_DATA_OUT_SHIFT 0x02#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_1_CLEAR_DATA_OUT 0x02#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_1_CLEAR_DATA_OUT_SHIFT 0x01#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_0_CLEAR_DATA_OUT 0x01#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_0_CLEAR_DATA_OUT_SHIFT 0x00
/* Bit definitions for GPIO_SET_DATA_OUT */#define PALMAS_GPIO_SET_DATA_OUT_GPIO_7_SET_DATA_OUT 0x80#define PALMAS_GPIO_SET_DATA_OUT_GPIO_7_SET_DATA_OUT_SHIFT 0x07#define PALMAS_GPIO_SET_DATA_OUT_GPIO_6_SET_DATA_OUT 0x40#define PALMAS_GPIO_SET_DATA_OUT_GPIO_6_SET_DATA_OUT_SHIFT 0x06#define PALMAS_GPIO_SET_DATA_OUT_GPIO_5_SET_DATA_OUT 0x20#define PALMAS_GPIO_SET_DATA_OUT_GPIO_5_SET_DATA_OUT_SHIFT 0x05#define PALMAS_GPIO_SET_DATA_OUT_GPIO_4_SET_DATA_OUT 0x10#define PALMAS_GPIO_SET_DATA_OUT_GPIO_4_SET_DATA_OUT_SHIFT 0x04#define PALMAS_GPIO_SET_DATA_OUT_GPIO_3_SET_DATA_OUT 0x08#define PALMAS_GPIO_SET_DATA_OUT_GPIO_3_SET_DATA_OUT_SHIFT 0x03#define PALMAS_GPIO_SET_DATA_OUT_GPIO_2_SET_DATA_OUT 0x04#define PALMAS_GPIO_SET_DATA_OUT_GPIO_2_SET_DATA_OUT_SHIFT 0x02#define PALMAS_GPIO_SET_DATA_OUT_GPIO_1_SET_DATA_OUT 0x02#define PALMAS_GPIO_SET_DATA_OUT_GPIO_1_SET_DATA_OUT_SHIFT 0x01#define PALMAS_GPIO_SET_DATA_OUT_GPIO_0_SET_DATA_OUT 0x01#define PALMAS_GPIO_SET_DATA_OUT_GPIO_0_SET_DATA_OUT_SHIFT 0x00
/* Bit definitions for PU_PD_GPIO_CTRL1 */#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_3_PD 0x40#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_3_PD_SHIFT 0x06#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_2_PU 0x20#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_2_PU_SHIFT 0x05#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_2_PD 0x10#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_2_PD_SHIFT 0x04#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_1_PU 0x08#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_1_PU_SHIFT 0x03#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_1_PD 0x04#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_1_PD_SHIFT 0x02#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_0_PD 0x01#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_0_PD_SHIFT 0x00
/* Bit definitions for PU_PD_GPIO_CTRL2 */#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_7_PD 0x40#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_7_PD_SHIFT 0x06#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_6_PU 0x20#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_6_PU_SHIFT 0x05#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_6_PD 0x10#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_6_PD_SHIFT 0x04#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_5_PU 0x08#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_5_PU_SHIFT 0x03#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_5_PD 0x04#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_5_PD_SHIFT 0x02#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_4_PU 0x02#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_4_PU_SHIFT 0x01#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_4_PD 0x01#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_4_PD_SHIFT 0x00
/* Bit definitions for OD_OUTPUT_GPIO_CTRL */#define PALMAS_OD_OUTPUT_GPIO_CTRL_GPIO_5_OD 0x20#define PALMAS_OD_OUTPUT_GPIO_CTRL_GPIO_5_OD_SHIFT 0x05#define PALMAS_OD_OUTPUT_GPIO_CTRL_GPIO_2_OD 0x04#define PALMAS_OD_OUTPUT_GPIO_CTRL_GPIO_2_OD_SHIFT 0x02#define PALMAS_OD_OUTPUT_GPIO_CTRL_GPIO_1_OD 0x02#define PALMAS_OD_OUTPUT_GPIO_CTRL_GPIO_1_OD_SHIFT 0x01
/* Registers for function GPADC */#define PALMAS_GPADC_CTRL1 0x00#define PALMAS_GPADC_CTRL2 0x01#define PALMAS_GPADC_RT_CTRL 0x02#define PALMAS_GPADC_AUTO_CTRL 0x03#define PALMAS_GPADC_STATUS 0x04#define PALMAS_GPADC_RT_SELECT 0x05#define PALMAS_GPADC_RT_CONV0_LSB 0x06#define PALMAS_GPADC_RT_CONV0_MSB 0x07#define PALMAS_GPADC_AUTO_SELECT 0x08#define PALMAS_GPADC_AUTO_CONV0_LSB 0x09#define PALMAS_GPADC_AUTO_CONV0_MSB 0x0A#define PALMAS_GPADC_AUTO_CONV1_LSB 0x0B#define PALMAS_GPADC_AUTO_CONV1_MSB 0x0C#define PALMAS_GPADC_SW_SELECT 0x0D#define PALMAS_GPADC_SW_CONV0_LSB 0x0E#define PALMAS_GPADC_SW_CONV0_MSB 0x0F#define PALMAS_GPADC_THRES_CONV0_LSB 0x10#define PALMAS_GPADC_THRES_CONV0_MSB 0x11#define PALMAS_GPADC_THRES_CONV1_LSB 0x12#define PALMAS_GPADC_THRES_CONV1_MSB 0x13#define PALMAS_GPADC_SMPS_ILMONITOR_EN 0x14#define PALMAS_GPADC_SMPS_VSEL_MONITORING 0x15
/* Bit definitions for GPADC_CTRL1 */#define PALMAS_GPADC_CTRL1_RESERVED_MASK 0xc0#define PALMAS_GPADC_CTRL1_RESERVED_SHIFT 0x06#define PALMAS_GPADC_CTRL1_CURRENT_SRC_CH3_MASK 0x30#define PALMAS_GPADC_CTRL1_CURRENT_SRC_CH3_SHIFT 0x04#define PALMAS_GPADC_CTRL1_CURRENT_SRC_CH0_MASK 0x0c#define PALMAS_GPADC_CTRL1_CURRENT_SRC_CH0_SHIFT 0x02#define PALMAS_GPADC_CTRL1_BAT_REMOVAL_DET 0x02#define PALMAS_GPADC_CTRL1_BAT_REMOVAL_DET_SHIFT 0x01#define PALMAS_GPADC_CTRL1_GPADC_FORCE 0x01#define PALMAS_GPADC_CTRL1_GPADC_FORCE_SHIFT 0x00
/* Bit definitions for GPADC_CTRL2 */#define PALMAS_GPADC_CTRL2_RESERVED_MASK 0x06#define PALMAS_GPADC_CTRL2_RESERVED_SHIFT 0x01
/* Bit definitions for GPADC_RT_CTRL */#define PALMAS_GPADC_RT_CTRL_EXTEND_DELAY 0x02#define PALMAS_GPADC_RT_CTRL_EXTEND_DELAY_SHIFT 0x01#define PALMAS_GPADC_RT_CTRL_START_POLARITY 0x01#define PALMAS_GPADC_RT_CTRL_START_POLARITY_SHIFT 0x00
/* Bit definitions for GPADC_AUTO_CTRL */#define PALMAS_GPADC_AUTO_CTRL_SHUTDOWN_CONV1 0x80#define PALMAS_GPADC_AUTO_CTRL_SHUTDOWN_CONV1_SHIFT 0x07#define PALMAS_GPADC_AUTO_CTRL_SHUTDOWN_CONV0 0x40#define PALMAS_GPADC_AUTO_CTRL_SHUTDOWN_CONV0_SHIFT 0x06#define PALMAS_GPADC_AUTO_CTRL_AUTO_CONV1_EN 0x20#define PALMAS_GPADC_AUTO_CTRL_AUTO_CONV1_EN_SHIFT 0x05#define PALMAS_GPADC_AUTO_CTRL_AUTO_CONV0_EN 0x10#define PALMAS_GPADC_AUTO_CTRL_AUTO_CONV0_EN_SHIFT 0x04#define PALMAS_GPADC_AUTO_CTRL_COUNTER_CONV_MASK 0x0F#define PALMAS_GPADC_AUTO_CTRL_COUNTER_CONV_SHIFT 0x00
/* Bit definitions for GPADC_STATUS */#define PALMAS_GPADC_STATUS_GPADC_AVAILABLE 0x10#define PALMAS_GPADC_STATUS_GPADC_AVAILABLE_SHIFT 0x04
/* Bit definitions for GPADC_RT_SELECT */#define PALMAS_GPADC_RT_SELECT_RT_CONV_EN 0x80#define PALMAS_GPADC_RT_SELECT_RT_CONV_EN_SHIFT 0x07#define PALMAS_GPADC_RT_SELECT_RT_CONV0_SEL_MASK 0x0F#define PALMAS_GPADC_RT_SELECT_RT_CONV0_SEL_SHIFT 0x00
/* Bit definitions for GPADC_RT_CONV0_LSB */#define PALMAS_GPADC_RT_CONV0_LSB_RT_CONV0_LSB_MASK 0xFF#define PALMAS_GPADC_RT_CONV0_LSB_RT_CONV0_LSB_SHIFT 0x00
/* Bit definitions for GPADC_RT_CONV0_MSB */#define PALMAS_GPADC_RT_CONV0_MSB_RT_CONV0_MSB_MASK 0x0F#define PALMAS_GPADC_RT_CONV0_MSB_RT_CONV0_MSB_SHIFT 0x00
/* Bit definitions for GPADC_AUTO_SELECT */#define PALMAS_GPADC_AUTO_SELECT_AUTO_CONV1_SEL_MASK 0xF0#define PALMAS_GPADC_AUTO_SELECT_AUTO_CONV1_SEL_SHIFT 0x04#define PALMAS_GPADC_AUTO_SELECT_AUTO_CONV0_SEL_MASK 0x0F#define PALMAS_GPADC_AUTO_SELECT_AUTO_CONV0_SEL_SHIFT 0x00
/* Bit definitions for GPADC_AUTO_CONV0_LSB */#define PALMAS_GPADC_AUTO_CONV0_LSB_AUTO_CONV0_LSB_MASK 0xFF#define PALMAS_GPADC_AUTO_CONV0_LSB_AUTO_CONV0_LSB_SHIFT 0x00
/* Bit definitions for GPADC_AUTO_CONV0_MSB */#define PALMAS_GPADC_AUTO_CONV0_MSB_AUTO_CONV0_MSB_MASK 0x0F#define PALMAS_GPADC_AUTO_CONV0_MSB_AUTO_CONV0_MSB_SHIFT 0x00
/* Bit definitions for GPADC_AUTO_CONV1_LSB */#define PALMAS_GPADC_AUTO_CONV1_LSB_AUTO_CONV1_LSB_MASK 0xFF#define PALMAS_GPADC_AUTO_CONV1_LSB_AUTO_CONV1_LSB_SHIFT 0x00
/* Bit definitions for GPADC_AUTO_CONV1_MSB */#define PALMAS_GPADC_AUTO_CONV1_MSB_AUTO_CONV1_MSB_MASK 0x0F#define PALMAS_GPADC_AUTO_CONV1_MSB_AUTO_CONV1_MSB_SHIFT 0x00
/* Bit definitions for GPADC_SW_SELECT */#define PALMAS_GPADC_SW_SELECT_SW_CONV_EN 0x80#define PALMAS_GPADC_SW_SELECT_SW_CONV_EN_SHIFT 0x07#define PALMAS_GPADC_SW_SELECT_SW_START_CONV0 0x10#define PALMAS_GPADC_SW_SELECT_SW_START_CONV0_SHIFT 0x04#define PALMAS_GPADC_SW_SELECT_SW_CONV0_SEL_MASK 0x0F#define PALMAS_GPADC_SW_SELECT_SW_CONV0_SEL_SHIFT 0x00
/* Bit definitions for GPADC_SW_CONV0_LSB */#define PALMAS_GPADC_SW_CONV0_LSB_SW_CONV0_LSB_MASK 0xFF#define PALMAS_GPADC_SW_CONV0_LSB_SW_CONV0_LSB_SHIFT 0x00
/* Bit definitions for GPADC_SW_CONV0_MSB */#define PALMAS_GPADC_SW_CONV0_MSB_SW_CONV0_MSB_MASK 0x0F#define PALMAS_GPADC_SW_CONV0_MSB_SW_CONV0_MSB_SHIFT 0x00
/* Bit definitions for GPADC_THRES_CONV0_LSB */#define PALMAS_GPADC_THRES_CONV0_LSB_THRES_CONV0_LSB_MASK 0xFF#define PALMAS_GPADC_THRES_CONV0_LSB_THRES_CONV0_LSB_SHIFT 0x00
/* Bit definitions for GPADC_THRES_CONV0_MSB */#define PALMAS_GPADC_THRES_CONV0_MSB_THRES_CONV0_POL 0x80#define PALMAS_GPADC_THRES_CONV0_MSB_THRES_CONV0_POL_SHIFT 0x07#define PALMAS_GPADC_THRES_CONV0_MSB_THRES_CONV0_MSB_MASK 0x0F#define PALMAS_GPADC_THRES_CONV0_MSB_THRES_CONV0_MSB_SHIFT 0x00
/* Bit definitions for GPADC_THRES_CONV1_LSB */#define PALMAS_GPADC_THRES_CONV1_LSB_THRES_CONV1_LSB_MASK 0xFF#define PALMAS_GPADC_THRES_CONV1_LSB_THRES_CONV1_LSB_SHIFT 0x00
/* Bit definitions for GPADC_THRES_CONV1_MSB */#define PALMAS_GPADC_THRES_CONV1_MSB_THRES_CONV1_POL 0x80#define PALMAS_GPADC_THRES_CONV1_MSB_THRES_CONV1_POL_SHIFT 0x07#define PALMAS_GPADC_THRES_CONV1_MSB_THRES_CONV1_MSB_MASK 0x0F#define PALMAS_GPADC_THRES_CONV1_MSB_THRES_CONV1_MSB_SHIFT 0x00
/* Bit definitions for GPADC_SMPS_ILMONITOR_EN */#define PALMAS_GPADC_SMPS_ILMONITOR_EN_SMPS_ILMON_EN 0x20#define PALMAS_GPADC_SMPS_ILMONITOR_EN_SMPS_ILMON_EN_SHIFT 0x05#define PALMAS_GPADC_SMPS_ILMONITOR_EN_SMPS_ILMON_REXT 0x10#define PALMAS_GPADC_SMPS_ILMONITOR_EN_SMPS_ILMON_REXT_SHIFT 0x04#define PALMAS_GPADC_SMPS_ILMONITOR_EN_SMPS_ILMON_SEL_MASK 0x0F#define PALMAS_GPADC_SMPS_ILMONITOR_EN_SMPS_ILMON_SEL_SHIFT 0x00
/* Bit definitions for GPADC_SMPS_VSEL_MONITORING */#define PALMAS_GPADC_SMPS_VSEL_MONITORING_ACTIVE_PHASE 0x80#define PALMAS_GPADC_SMPS_VSEL_MONITORING_ACTIVE_PHASE_SHIFT 0x07#define PALMAS_GPADC_SMPS_VSEL_MONITORING_SMPS_VSEL_MONITORING_MASK 0x7F#define PALMAS_GPADC_SMPS_VSEL_MONITORING_SMPS_VSEL_MONITORING_SHIFT 0x00
/* Registers for function GPADC */#define PALMAS_GPADC_TRIM1 0x00#define PALMAS_GPADC_TRIM2 0x01#define PALMAS_GPADC_TRIM3 0x02#define PALMAS_GPADC_TRIM4 0x03#define PALMAS_GPADC_TRIM5 0x04#define PALMAS_GPADC_TRIM6 0x05#define PALMAS_GPADC_TRIM7 0x06#define PALMAS_GPADC_TRIM8 0x07#define PALMAS_GPADC_TRIM9 0x08#define PALMAS_GPADC_TRIM10 0x09#define PALMAS_GPADC_TRIM11 0x0A#define PALMAS_GPADC_TRIM12 0x0B#define PALMAS_GPADC_TRIM13 0x0C#define PALMAS_GPADC_TRIM14 0x0D#define PALMAS_GPADC_TRIM15 0x0E#define PALMAS_GPADC_TRIM16 0x0F
/* TPS659038 regen2_ctrl offset iss different from palmas */#define TPS659038_REGEN2_CTRL 0x12
/* TPS65917 Interrupt registers */
/* Registers for function INTERRUPT */#define TPS65917_INT1_STATUS 0x00#define TPS65917_INT1_MASK 0x01#define TPS65917_INT1_LINE_STATE 0x02#define TPS65917_INT2_STATUS 0x05#define TPS65917_INT2_MASK 0x06#define TPS65917_INT2_LINE_STATE 0x07#define TPS65917_INT3_STATUS 0x0A#define TPS65917_INT3_MASK 0x0B#define TPS65917_INT3_LINE_STATE 0x0C#define TPS65917_INT4_STATUS 0x0F#define TPS65917_INT4_MASK 0x10#define TPS65917_INT4_LINE_STATE 0x11#define TPS65917_INT4_EDGE_DETECT1 0x12#define TPS65917_INT4_EDGE_DETECT2 0x13#define TPS65917_INT_CTRL 0x14
/* Bit definitions for INT1_STATUS */#define TPS65917_INT1_STATUS_VSYS_MON 0x40#define TPS65917_INT1_STATUS_VSYS_MON_SHIFT 0x06#define TPS65917_INT1_STATUS_HOTDIE 0x20#define TPS65917_INT1_STATUS_HOTDIE_SHIFT 0x05#define TPS65917_INT1_STATUS_PWRDOWN 0x10#define TPS65917_INT1_STATUS_PWRDOWN_SHIFT 0x04#define TPS65917_INT1_STATUS_LONG_PRESS_KEY 0x04#define TPS65917_INT1_STATUS_LONG_PRESS_KEY_SHIFT 0x02#define TPS65917_INT1_STATUS_PWRON 0x02#define TPS65917_INT1_STATUS_PWRON_SHIFT 0x01
/* Bit definitions for INT1_MASK */#define TPS65917_INT1_MASK_VSYS_MON 0x40#define TPS65917_INT1_MASK_VSYS_MON_SHIFT 0x06#define TPS65917_INT1_MASK_HOTDIE 0x20#define TPS65917_INT1_MASK_HOTDIE_SHIFT 0x05#define TPS65917_INT1_MASK_PWRDOWN 0x10#define TPS65917_INT1_MASK_PWRDOWN_SHIFT 0x04#define TPS65917_INT1_MASK_LONG_PRESS_KEY 0x04#define TPS65917_INT1_MASK_LONG_PRESS_KEY_SHIFT 0x02#define TPS65917_INT1_MASK_PWRON 0x02#define TPS65917_INT1_MASK_PWRON_SHIFT 0x01
/* Bit definitions for INT1_LINE_STATE */#define TPS65917_INT1_LINE_STATE_VSYS_MON 0x40#define TPS65917_INT1_LINE_STATE_VSYS_MON_SHIFT 0x06#define TPS65917_INT1_LINE_STATE_HOTDIE 0x20#define TPS65917_INT1_LINE_STATE_HOTDIE_SHIFT 0x05#define TPS65917_INT1_LINE_STATE_PWRDOWN 0x10#define TPS65917_INT1_LINE_STATE_PWRDOWN_SHIFT 0x04#define TPS65917_INT1_LINE_STATE_LONG_PRESS_KEY 0x04#define TPS65917_INT1_LINE_STATE_LONG_PRESS_KEY_SHIFT 0x02#define TPS65917_INT1_LINE_STATE_PWRON 0x02#define TPS65917_INT1_LINE_STATE_PWRON_SHIFT 0x01
/* Bit definitions for INT2_STATUS */#define TPS65917_INT2_STATUS_SHORT 0x40#define TPS65917_INT2_STATUS_SHORT_SHIFT 0x06#define TPS65917_INT2_STATUS_FSD 0x20#define TPS65917_INT2_STATUS_FSD_SHIFT 0x05#define TPS65917_INT2_STATUS_RESET_IN 0x10#define TPS65917_INT2_STATUS_RESET_IN_SHIFT 0x04#define TPS65917_INT2_STATUS_WDT 0x04#define TPS65917_INT2_STATUS_WDT_SHIFT 0x02#define TPS65917_INT2_STATUS_OTP_ERROR 0x02#define TPS65917_INT2_STATUS_OTP_ERROR_SHIFT 0x01
/* Bit definitions for INT2_MASK */#define TPS65917_INT2_MASK_SHORT 0x40#define TPS65917_INT2_MASK_SHORT_SHIFT 0x06#define TPS65917_INT2_MASK_FSD 0x20#define TPS65917_INT2_MASK_FSD_SHIFT 0x05#define TPS65917_INT2_MASK_RESET_IN 0x10#define TPS65917_INT2_MASK_RESET_IN_SHIFT 0x04#define TPS65917_INT2_MASK_WDT 0x04#define TPS65917_INT2_MASK_WDT_SHIFT 0x02#define TPS65917_INT2_MASK_OTP_ERROR_TIMER 0x02#define TPS65917_INT2_MASK_OTP_ERROR_SHIFT 0x01
/* Bit definitions for INT2_LINE_STATE */#define TPS65917_INT2_LINE_STATE_SHORT 0x40#define TPS65917_INT2_LINE_STATE_SHORT_SHIFT 0x06#define TPS65917_INT2_LINE_STATE_FSD 0x20#define TPS65917_INT2_LINE_STATE_FSD_SHIFT 0x05#define TPS65917_INT2_LINE_STATE_RESET_IN 0x10#define TPS65917_INT2_LINE_STATE_RESET_IN_SHIFT 0x04#define TPS65917_INT2_LINE_STATE_WDT 0x04#define TPS65917_INT2_LINE_STATE_WDT_SHIFT 0x02#define TPS65917_INT2_LINE_STATE_OTP_ERROR 0x02#define TPS65917_INT2_LINE_STATE_OTP_ERROR_SHIFT 0x01
/* Bit definitions for INT3_STATUS */#define TPS65917_INT3_STATUS_VBUS 0x80#define TPS65917_INT3_STATUS_VBUS_SHIFT 0x07#define TPS65917_INT3_STATUS_GPADC_EOC_SW 0x04#define TPS65917_INT3_STATUS_GPADC_EOC_SW_SHIFT 0x02#define TPS65917_INT3_STATUS_GPADC_AUTO_1 0x02#define TPS65917_INT3_STATUS_GPADC_AUTO_1_SHIFT 0x01#define TPS65917_INT3_STATUS_GPADC_AUTO_0 0x01#define TPS65917_INT3_STATUS_GPADC_AUTO_0_SHIFT 0x00
/* Bit definitions for INT3_MASK */#define TPS65917_INT3_MASK_VBUS 0x80#define TPS65917_INT3_MASK_VBUS_SHIFT 0x07#define TPS65917_INT3_MASK_GPADC_EOC_SW 0x04#define TPS65917_INT3_MASK_GPADC_EOC_SW_SHIFT 0x02#define TPS65917_INT3_MASK_GPADC_AUTO_1 0x02#define TPS65917_INT3_MASK_GPADC_AUTO_1_SHIFT 0x01#define TPS65917_INT3_MASK_GPADC_AUTO_0 0x01#define TPS65917_INT3_MASK_GPADC_AUTO_0_SHIFT 0x00
/* Bit definitions for INT3_LINE_STATE */#define TPS65917_INT3_LINE_STATE_VBUS 0x80#define TPS65917_INT3_LINE_STATE_VBUS_SHIFT 0x07#define TPS65917_INT3_LINE_STATE_GPADC_EOC_SW 0x04#define TPS65917_INT3_LINE_STATE_GPADC_EOC_SW_SHIFT 0x02#define TPS65917_INT3_LINE_STATE_GPADC_AUTO_1 0x02#define TPS65917_INT3_LINE_STATE_GPADC_AUTO_1_SHIFT 0x01#define TPS65917_INT3_LINE_STATE_GPADC_AUTO_0 0x01#define TPS65917_INT3_LINE_STATE_GPADC_AUTO_0_SHIFT 0x00
/* Bit definitions for INT4_STATUS */#define TPS65917_INT4_STATUS_GPIO_6 0x40#define TPS65917_INT4_STATUS_GPIO_6_SHIFT 0x06#define TPS65917_INT4_STATUS_GPIO_5 0x20#define TPS65917_INT4_STATUS_GPIO_5_SHIFT 0x05#define TPS65917_INT4_STATUS_GPIO_4 0x10#define TPS65917_INT4_STATUS_GPIO_4_SHIFT 0x04#define TPS65917_INT4_STATUS_GPIO_3 0x08#define TPS65917_INT4_STATUS_GPIO_3_SHIFT 0x03#define TPS65917_INT4_STATUS_GPIO_2 0x04#define TPS65917_INT4_STATUS_GPIO_2_SHIFT 0x02#define TPS65917_INT4_STATUS_GPIO_1 0x02#define TPS65917_INT4_STATUS_GPIO_1_SHIFT 0x01#define TPS65917_INT4_STATUS_GPIO_0 0x01#define TPS65917_INT4_STATUS_GPIO_0_SHIFT 0x00
/* Bit definitions for INT4_MASK */#define TPS65917_INT4_MASK_GPIO_6 0x40#define TPS65917_INT4_MASK_GPIO_6_SHIFT 0x06#define TPS65917_INT4_MASK_GPIO_5 0x20#define TPS65917_INT4_MASK_GPIO_5_SHIFT 0x05#define TPS65917_INT4_MASK_GPIO_4 0x10#define TPS65917_INT4_MASK_GPIO_4_SHIFT 0x04#define TPS65917_INT4_MASK_GPIO_3 0x08#define TPS65917_INT4_MASK_GPIO_3_SHIFT 0x03#define TPS65917_INT4_MASK_GPIO_2 0x04#define TPS65917_INT4_MASK_GPIO_2_SHIFT 0x02#define TPS65917_INT4_MASK_GPIO_1 0x02#define TPS65917_INT4_MASK_GPIO_1_SHIFT 0x01#define TPS65917_INT4_MASK_GPIO_0 0x01#define TPS65917_INT4_MASK_GPIO_0_SHIFT 0x00
/* Bit definitions for INT4_LINE_STATE */#define TPS65917_INT4_LINE_STATE_GPIO_6 0x40#define TPS65917_INT4_LINE_STATE_GPIO_6_SHIFT 0x06#define TPS65917_INT4_LINE_STATE_GPIO_5 0x20#define TPS65917_INT4_LINE_STATE_GPIO_5_SHIFT 0x05#define TPS65917_INT4_LINE_STATE_GPIO_4 0x10#define TPS65917_INT4_LINE_STATE_GPIO_4_SHIFT 0x04#define TPS65917_INT4_LINE_STATE_GPIO_3 0x08#define TPS65917_INT4_LINE_STATE_GPIO_3_SHIFT 0x03#define TPS65917_INT4_LINE_STATE_GPIO_2 0x04#define TPS65917_INT4_LINE_STATE_GPIO_2_SHIFT 0x02#define TPS65917_INT4_LINE_STATE_GPIO_1 0x02#define TPS65917_INT4_LINE_STATE_GPIO_1_SHIFT 0x01#define TPS65917_INT4_LINE_STATE_GPIO_0 0x01#define TPS65917_INT4_LINE_STATE_GPIO_0_SHIFT 0x00
/* Bit definitions for INT4_EDGE_DETECT1 */#define TPS65917_INT4_EDGE_DETECT1_GPIO_3_RISING 0x80#define TPS65917_INT4_EDGE_DETECT1_GPIO_3_RISING_SHIFT 0x07#define TPS65917_INT4_EDGE_DETECT1_GPIO_3_FALLING 0x40#define TPS65917_INT4_EDGE_DETECT1_GPIO_3_FALLING_SHIFT 0x06#define TPS65917_INT4_EDGE_DETECT1_GPIO_2_RISING 0x20#define TPS65917_INT4_EDGE_DETECT1_GPIO_2_RISING_SHIFT 0x05#define TPS65917_INT4_EDGE_DETECT1_GPIO_2_FALLING 0x10#define TPS65917_INT4_EDGE_DETECT1_GPIO_2_FALLING_SHIFT 0x04#define TPS65917_INT4_EDGE_DETECT1_GPIO_1_RISING 0x08#define TPS65917_INT4_EDGE_DETECT1_GPIO_1_RISING_SHIFT 0x03#define TPS65917_INT4_EDGE_DETECT1_GPIO_1_FALLING 0x04#define TPS65917_INT4_EDGE_DETECT1_GPIO_1_FALLING_SHIFT 0x02#define TPS65917_INT4_EDGE_DETECT1_GPIO_0_RISING 0x02#define TPS65917_INT4_EDGE_DETECT1_GPIO_0_RISING_SHIFT 0x01#define TPS65917_INT4_EDGE_DETECT1_GPIO_0_FALLING 0x01#define TPS65917_INT4_EDGE_DETECT1_GPIO_0_FALLING_SHIFT 0x00
/* Bit definitions for INT4_EDGE_DETECT2 */#define TPS65917_INT4_EDGE_DETECT2_GPIO_6_RISING 0x20#define TPS65917_INT4_EDGE_DETECT2_GPIO_6_RISING_SHIFT 0x05#define TPS65917_INT4_EDGE_DETECT2_GPIO_6_FALLING 0x10#define TPS65917_INT4_EDGE_DETECT2_GPIO_6_FALLING_SHIFT 0x04#define TPS65917_INT4_EDGE_DETECT2_GPIO_5_RISING 0x08#define TPS65917_INT4_EDGE_DETECT2_GPIO_5_RISING_SHIFT 0x03#define TPS65917_INT4_EDGE_DETECT2_GPIO_5_FALLING 0x04#define TPS65917_INT4_EDGE_DETECT2_GPIO_5_FALLING_SHIFT 0x02#define TPS65917_INT4_EDGE_DETECT2_GPIO_4_RISING 0x02#define TPS65917_INT4_EDGE_DETECT2_GPIO_4_RISING_SHIFT 0x01#define TPS65917_INT4_EDGE_DETECT2_GPIO_4_FALLING 0x01#define TPS65917_INT4_EDGE_DETECT2_GPIO_4_FALLING_SHIFT 0x00
/* Bit definitions for INT_CTRL */#define TPS65917_INT_CTRL_INT_PENDING 0x04#define TPS65917_INT_CTRL_INT_PENDING_SHIFT 0x02#define TPS65917_INT_CTRL_INT_CLEAR 0x01#define TPS65917_INT_CTRL_INT_CLEAR_SHIFT 0x00
/* TPS65917 SMPS Registers */
/* Registers for function SMPS */#define TPS65917_SMPS1_CTRL 0x00#define TPS65917_SMPS1_FORCE 0x02#define TPS65917_SMPS1_VOLTAGE 0x03#define TPS65917_SMPS2_CTRL 0x04#define TPS65917_SMPS2_FORCE 0x06#define TPS65917_SMPS2_VOLTAGE 0x07#define TPS65917_SMPS3_CTRL 0x0C#define TPS65917_SMPS3_FORCE 0x0E#define TPS65917_SMPS3_VOLTAGE 0x0F#define TPS65917_SMPS4_CTRL 0x10#define TPS65917_SMPS4_VOLTAGE 0x13#define TPS65917_SMPS5_CTRL 0x18#define TPS65917_SMPS5_VOLTAGE 0x1B#define TPS65917_SMPS_CTRL 0x24#define TPS65917_SMPS_PD_CTRL 0x25#define TPS65917_SMPS_THERMAL_EN 0x27#define TPS65917_SMPS_THERMAL_STATUS 0x28#define TPS65917_SMPS_SHORT_STATUS 0x29#define TPS65917_SMPS_NEGATIVE_CURRENT_LIMIT_EN 0x2A#define TPS65917_SMPS_POWERGOOD_MASK1 0x2B#define TPS65917_SMPS_POWERGOOD_MASK2 0x2C
/* Bit definitions for SMPS1_CTRL */#define TPS65917_SMPS1_CTRL_WR_S 0x80#define TPS65917_SMPS1_CTRL_WR_S_SHIFT 0x07#define TPS65917_SMPS1_CTRL_ROOF_FLOOR_EN 0x40#define TPS65917_SMPS1_CTRL_ROOF_FLOOR_EN_SHIFT 0x06#define TPS65917_SMPS1_CTRL_STATUS_MASK 0x30#define TPS65917_SMPS1_CTRL_STATUS_SHIFT 0x04#define TPS65917_SMPS1_CTRL_MODE_SLEEP_MASK 0x0C#define TPS65917_SMPS1_CTRL_MODE_SLEEP_SHIFT 0x02#define TPS65917_SMPS1_CTRL_MODE_ACTIVE_MASK 0x03#define TPS65917_SMPS1_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for SMPS1_FORCE */#define TPS65917_SMPS1_FORCE_CMD 0x80#define TPS65917_SMPS1_FORCE_CMD_SHIFT 0x07#define TPS65917_SMPS1_FORCE_VSEL_MASK 0x7F#define TPS65917_SMPS1_FORCE_VSEL_SHIFT 0x00
/* Bit definitions for SMPS1_VOLTAGE */#define TPS65917_SMPS1_VOLTAGE_RANGE 0x80#define TPS65917_SMPS1_VOLTAGE_RANGE_SHIFT 0x07#define TPS65917_SMPS1_VOLTAGE_VSEL_MASK 0x7F#define TPS65917_SMPS1_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for SMPS2_CTRL */#define TPS65917_SMPS2_CTRL_WR_S 0x80#define TPS65917_SMPS2_CTRL_WR_S_SHIFT 0x07#define TPS65917_SMPS2_CTRL_ROOF_FLOOR_EN 0x40#define TPS65917_SMPS2_CTRL_ROOF_FLOOR_EN_SHIFT 0x06#define TPS65917_SMPS2_CTRL_STATUS_MASK 0x30#define TPS65917_SMPS2_CTRL_STATUS_SHIFT 0x04#define TPS65917_SMPS2_CTRL_MODE_SLEEP_MASK 0x0C#define TPS65917_SMPS2_CTRL_MODE_SLEEP_SHIFT 0x02#define TPS65917_SMPS2_CTRL_MODE_ACTIVE_MASK 0x03#define TPS65917_SMPS2_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for SMPS2_FORCE */#define TPS65917_SMPS2_FORCE_CMD 0x80#define TPS65917_SMPS2_FORCE_CMD_SHIFT 0x07#define TPS65917_SMPS2_FORCE_VSEL_MASK 0x7F#define TPS65917_SMPS2_FORCE_VSEL_SHIFT 0x00
/* Bit definitions for SMPS2_VOLTAGE */#define TPS65917_SMPS2_VOLTAGE_RANGE 0x80#define TPS65917_SMPS2_VOLTAGE_RANGE_SHIFT 0x07#define TPS65917_SMPS2_VOLTAGE_VSEL_MASK 0x7F#define TPS65917_SMPS2_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for SMPS3_CTRL */#define TPS65917_SMPS3_CTRL_WR_S 0x80#define TPS65917_SMPS3_CTRL_WR_S_SHIFT 0x07#define TPS65917_SMPS3_CTRL_ROOF_FLOOR_EN 0x40#define TPS65917_SMPS3_CTRL_ROOF_FLOOR_EN_SHIFT 0x06#define TPS65917_SMPS3_CTRL_STATUS_MASK 0x30#define TPS65917_SMPS3_CTRL_STATUS_SHIFT 0x04#define TPS65917_SMPS3_CTRL_MODE_SLEEP_MASK 0x0C#define TPS65917_SMPS3_CTRL_MODE_SLEEP_SHIFT 0x02#define TPS65917_SMPS3_CTRL_MODE_ACTIVE_MASK 0x03#define TPS65917_SMPS3_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for SMPS3_FORCE */#define TPS65917_SMPS3_FORCE_CMD 0x80#define TPS65917_SMPS3_FORCE_CMD_SHIFT 0x07#define TPS65917_SMPS3_FORCE_VSEL_MASK 0x7F#define TPS65917_SMPS3_FORCE_VSEL_SHIFT 0x00
/* Bit definitions for SMPS3_VOLTAGE */#define TPS65917_SMPS3_VOLTAGE_RANGE 0x80#define TPS65917_SMPS3_VOLTAGE_RANGE_SHIFT 0x07#define TPS65917_SMPS3_VOLTAGE_VSEL_MASK 0x7F#define TPS65917_SMPS3_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for SMPS4_CTRL */#define TPS65917_SMPS4_CTRL_WR_S 0x80#define TPS65917_SMPS4_CTRL_WR_S_SHIFT 0x07#define TPS65917_SMPS4_CTRL_ROOF_FLOOR_EN 0x40#define TPS65917_SMPS4_CTRL_ROOF_FLOOR_EN_SHIFT 0x06#define TPS65917_SMPS4_CTRL_STATUS_MASK 0x30#define TPS65917_SMPS4_CTRL_STATUS_SHIFT 0x04#define TPS65917_SMPS4_CTRL_MODE_SLEEP_MASK 0x0C#define TPS65917_SMPS4_CTRL_MODE_SLEEP_SHIFT 0x02#define TPS65917_SMPS4_CTRL_MODE_ACTIVE_MASK 0x03#define TPS65917_SMPS4_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for SMPS4_VOLTAGE */#define TPS65917_SMPS4_VOLTAGE_RANGE 0x80#define TPS65917_SMPS4_VOLTAGE_RANGE_SHIFT 0x07#define TPS65917_SMPS4_VOLTAGE_VSEL_MASK 0x7F#define TPS65917_SMPS4_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for SMPS5_CTRL */#define TPS65917_SMPS5_CTRL_WR_S 0x80#define TPS65917_SMPS5_CTRL_WR_S_SHIFT 0x07#define TPS65917_SMPS5_CTRL_ROOF_FLOOR_EN 0x40#define TPS65917_SMPS5_CTRL_ROOF_FLOOR_EN_SHIFT 0x06#define TPS65917_SMPS5_CTRL_STATUS_MASK 0x30#define TPS65917_SMPS5_CTRL_STATUS_SHIFT 0x04#define TPS65917_SMPS5_CTRL_MODE_SLEEP_MASK 0x0C#define TPS65917_SMPS5_CTRL_MODE_SLEEP_SHIFT 0x02#define TPS65917_SMPS5_CTRL_MODE_ACTIVE_MASK 0x03#define TPS65917_SMPS5_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for SMPS5_VOLTAGE */#define TPS65917_SMPS5_VOLTAGE_RANGE 0x80#define TPS65917_SMPS5_VOLTAGE_RANGE_SHIFT 0x07#define TPS65917_SMPS5_VOLTAGE_VSEL_MASK 0x7F#define TPS65917_SMPS5_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for SMPS_CTRL */#define TPS65917_SMPS_CTRL_SMPS1_SMPS12_EN 0x10#define TPS65917_SMPS_CTRL_SMPS1_SMPS12_EN_SHIFT 0x04#define TPS65917_SMPS_CTRL_SMPS12_PHASE_CTRL 0x03#define TPS65917_SMPS_CTRL_SMPS12_PHASE_CTRL_SHIFT 0x00
/* Bit definitions for SMPS_PD_CTRL */#define TPS65917_SMPS_PD_CTRL_SMPS5 0x40#define TPS65917_SMPS_PD_CTRL_SMPS5_SHIFT 0x06#define TPS65917_SMPS_PD_CTRL_SMPS4 0x10#define TPS65917_SMPS_PD_CTRL_SMPS4_SHIFT 0x04#define TPS65917_SMPS_PD_CTRL_SMPS3 0x08#define TPS65917_SMPS_PD_CTRL_SMPS3_SHIFT 0x03#define TPS65917_SMPS_PD_CTRL_SMPS2 0x02#define TPS65917_SMPS_PD_CTRL_SMPS2_SHIFT 0x01#define TPS65917_SMPS_PD_CTRL_SMPS1 0x01#define TPS65917_SMPS_PD_CTRL_SMPS1_SHIFT 0x00
/* Bit definitions for SMPS_THERMAL_EN */#define TPS65917_SMPS_THERMAL_EN_SMPS5 0x40#define TPS65917_SMPS_THERMAL_EN_SMPS5_SHIFT 0x06#define TPS65917_SMPS_THERMAL_EN_SMPS3 0x08#define TPS65917_SMPS_THERMAL_EN_SMPS3_SHIFT 0x03#define TPS65917_SMPS_THERMAL_EN_SMPS12 0x01#define TPS65917_SMPS_THERMAL_EN_SMPS12_SHIFT 0x00
/* Bit definitions for SMPS_THERMAL_STATUS */#define TPS65917_SMPS_THERMAL_STATUS_SMPS5 0x40#define TPS65917_SMPS_THERMAL_STATUS_SMPS5_SHIFT 0x06#define TPS65917_SMPS_THERMAL_STATUS_SMPS3 0x08#define TPS65917_SMPS_THERMAL_STATUS_SMPS3_SHIFT 0x03#define TPS65917_SMPS_THERMAL_STATUS_SMPS12 0x01#define TPS65917_SMPS_THERMAL_STATUS_SMPS12_SHIFT 0x00
/* Bit definitions for SMPS_SHORT_STATUS */#define TPS65917_SMPS_SHORT_STATUS_SMPS5 0x40#define TPS65917_SMPS_SHORT_STATUS_SMPS5_SHIFT 0x06#define TPS65917_SMPS_SHORT_STATUS_SMPS4 0x10#define TPS65917_SMPS_SHORT_STATUS_SMPS4_SHIFT 0x04#define TPS65917_SMPS_SHORT_STATUS_SMPS3 0x08#define TPS65917_SMPS_SHORT_STATUS_SMPS3_SHIFT 0x03#define TPS65917_SMPS_SHORT_STATUS_SMPS2 0x02#define TPS65917_SMPS_SHORT_STATUS_SMPS2_SHIFT 0x01#define TPS65917_SMPS_SHORT_STATUS_SMPS1 0x01#define TPS65917_SMPS_SHORT_STATUS_SMPS1_SHIFT 0x00
/* Bit definitions for SMPS_NEGATIVE_CURRENT_LIMIT_EN */#define TPS65917_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS5 0x40#define TPS65917_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS5_SHIFT 0x06#define TPS65917_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS4 0x10#define TPS65917_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS4_SHIFT 0x04#define TPS65917_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS3 0x08#define TPS65917_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS3_SHIFT 0x03#define TPS65917_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS2 0x02#define TPS65917_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS2_SHIFT 0x01#define TPS65917_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS1 0x01#define TPS65917_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS1_SHIFT 0x00
/* Bit definitions for SMPS_POWERGOOD_MASK1 */#define TPS65917_SMPS_POWERGOOD_MASK1_SMPS5 0x40#define TPS65917_SMPS_POWERGOOD_MASK1_SMPS5_SHIFT 0x06#define TPS65917_SMPS_POWERGOOD_MASK1_SMPS4 0x10#define TPS65917_SMPS_POWERGOOD_MASK1_SMPS4_SHIFT 0x04#define TPS65917_SMPS_POWERGOOD_MASK1_SMPS3 0x08#define TPS65917_SMPS_POWERGOOD_MASK1_SMPS3_SHIFT 0x03#define TPS65917_SMPS_POWERGOOD_MASK1_SMPS2 0x02#define TPS65917_SMPS_POWERGOOD_MASK1_SMPS2_SHIFT 0x01#define TPS65917_SMPS_POWERGOOD_MASK1_SMPS1 0x01#define TPS65917_SMPS_POWERGOOD_MASK1_SMPS1_SHIFT 0x00
/* Bit definitions for SMPS_POWERGOOD_MASK2 */#define TPS65917_SMPS_POWERGOOD_MASK2_POWERGOOD_TYPE_SELECT 0x80#define TPS65917_SMPS_POWERGOOD_MASK2_POWERGOOD_TYPE_SELECT_SHIFT 0x07#define TPS65917_SMPS_POWERGOOD_MASK2_OVC_ALARM_SHIFT 0x10#define TPS65917_SMPS_POWERGOOD_MASK2_OVC_ALARM 0x04
/* Bit definitions for SMPS_PLL_CTRL */
#define TPS65917_SMPS_PLL_CTRL_PLL_EN_PLL_BYPASS_SHIFT 0x08#define TPS65917_SMPS_PLL_CTRL_PLL_PLL_EN_BYPASS 0x03#define TPS65917_SMPS_PLL_CTRL_PLL_PLL_BYPASS_CLK_SHIFT 0x04#define TPS65917_SMPS_PLL_CTRL_PLL_PLL_BYPASS_CLK 0x02
/* Registers for function LDO */#define TPS65917_LDO1_CTRL 0x00#define TPS65917_LDO1_VOLTAGE 0x01#define TPS65917_LDO2_CTRL 0x02#define TPS65917_LDO2_VOLTAGE 0x03#define TPS65917_LDO3_CTRL 0x04#define TPS65917_LDO3_VOLTAGE 0x05#define TPS65917_LDO4_CTRL 0x0E#define TPS65917_LDO4_VOLTAGE 0x0F#define TPS65917_LDO5_CTRL 0x12#define TPS65917_LDO5_VOLTAGE 0x13#define TPS65917_LDO_PD_CTRL1 0x1B#define TPS65917_LDO_PD_CTRL2 0x1C#define TPS65917_LDO_SHORT_STATUS1 0x1D#define TPS65917_LDO_SHORT_STATUS2 0x1E#define TPS65917_LDO_PD_CTRL3 0x2D#define TPS65917_LDO_SHORT_STATUS3 0x2E
/* Bit definitions for LDO1_CTRL */#define TPS65917_LDO1_CTRL_WR_S 0x80#define TPS65917_LDO1_CTRL_WR_S_SHIFT 0x07#define TPS65917_LDO1_CTRL_BYPASS_EN 0x40#define TPS65917_LDO1_CTRL_BYPASS_EN_SHIFT 0x06#define TPS65917_LDO1_CTRL_STATUS 0x10#define TPS65917_LDO1_CTRL_STATUS_SHIFT 0x04#define TPS65917_LDO1_CTRL_MODE_SLEEP 0x04#define TPS65917_LDO1_CTRL_MODE_SLEEP_SHIFT 0x02#define TPS65917_LDO1_CTRL_MODE_ACTIVE 0x01#define TPS65917_LDO1_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for LDO1_VOLTAGE */#define TPS65917_LDO1_VOLTAGE_VSEL_MASK 0x2F#define TPS65917_LDO1_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for LDO2_CTRL */#define TPS65917_LDO2_CTRL_WR_S 0x80#define TPS65917_LDO2_CTRL_WR_S_SHIFT 0x07#define TPS65917_LDO2_CTRL_BYPASS_EN 0x40#define TPS65917_LDO2_CTRL_BYPASS_EN_SHIFT 0x06#define TPS65917_LDO2_CTRL_STATUS 0x10#define TPS65917_LDO2_CTRL_STATUS_SHIFT 0x04#define TPS65917_LDO2_CTRL_MODE_SLEEP 0x04#define TPS65917_LDO2_CTRL_MODE_SLEEP_SHIFT 0x02#define TPS65917_LDO2_CTRL_MODE_ACTIVE 0x01#define TPS65917_LDO2_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for LDO2_VOLTAGE */#define TPS65917_LDO2_VOLTAGE_VSEL_MASK 0x2F#define TPS65917_LDO2_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for LDO3_CTRL */#define TPS65917_LDO3_CTRL_WR_S 0x80#define TPS65917_LDO3_CTRL_WR_S_SHIFT 0x07#define TPS65917_LDO3_CTRL_STATUS 0x10#define TPS65917_LDO3_CTRL_STATUS_SHIFT 0x04#define TPS65917_LDO3_CTRL_MODE_SLEEP 0x04#define TPS65917_LDO3_CTRL_MODE_SLEEP_SHIFT 0x02#define TPS65917_LDO3_CTRL_MODE_ACTIVE 0x01#define TPS65917_LDO3_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for LDO3_VOLTAGE */#define TPS65917_LDO3_VOLTAGE_VSEL_MASK 0x2F#define TPS65917_LDO3_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for LDO4_CTRL */#define TPS65917_LDO4_CTRL_WR_S 0x80#define TPS65917_LDO4_CTRL_WR_S_SHIFT 0x07#define TPS65917_LDO4_CTRL_STATUS 0x10#define TPS65917_LDO4_CTRL_STATUS_SHIFT 0x04#define TPS65917_LDO4_CTRL_MODE_SLEEP 0x04#define TPS65917_LDO4_CTRL_MODE_SLEEP_SHIFT 0x02#define TPS65917_LDO4_CTRL_MODE_ACTIVE 0x01#define TPS65917_LDO4_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for LDO4_VOLTAGE */#define TPS65917_LDO4_VOLTAGE_VSEL_MASK 0x2F#define TPS65917_LDO4_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for LDO5_CTRL */#define TPS65917_LDO5_CTRL_WR_S 0x80#define TPS65917_LDO5_CTRL_WR_S_SHIFT 0x07#define TPS65917_LDO5_CTRL_STATUS 0x10#define TPS65917_LDO5_CTRL_STATUS_SHIFT 0x04#define TPS65917_LDO5_CTRL_MODE_SLEEP 0x04#define TPS65917_LDO5_CTRL_MODE_SLEEP_SHIFT 0x02#define TPS65917_LDO5_CTRL_MODE_ACTIVE 0x01#define TPS65917_LDO5_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for LDO5_VOLTAGE */#define TPS65917_LDO5_VOLTAGE_VSEL_MASK 0x2F#define TPS65917_LDO5_VOLTAGE_VSEL_SHIFT 0x00
/* Bit definitions for LDO_PD_CTRL1 */#define TPS65917_LDO_PD_CTRL1_LDO4 0x80#define TPS65917_LDO_PD_CTRL1_LDO4_SHIFT 0x07#define TPS65917_LDO_PD_CTRL1_LDO2 0x02#define TPS65917_LDO_PD_CTRL1_LDO2_SHIFT 0x01#define TPS65917_LDO_PD_CTRL1_LDO1 0x01#define TPS65917_LDO_PD_CTRL1_LDO1_SHIFT 0x00
/* Bit definitions for LDO_PD_CTRL2 */#define TPS65917_LDO_PD_CTRL2_LDO3 0x04#define TPS65917_LDO_PD_CTRL2_LDO3_SHIFT 0x02#define TPS65917_LDO_PD_CTRL2_LDO5 0x02#define TPS65917_LDO_PD_CTRL2_LDO5_SHIFT 0x01
/* Bit definitions for LDO_PD_CTRL3 */#define TPS65917_LDO_PD_CTRL2_LDOVANA 0x80#define TPS65917_LDO_PD_CTRL2_LDOVANA_SHIFT 0x07
/* Bit definitions for LDO_SHORT_STATUS1 */#define TPS65917_LDO_SHORT_STATUS1_LDO4 0x80#define TPS65917_LDO_SHORT_STATUS1_LDO4_SHIFT 0x07#define TPS65917_LDO_SHORT_STATUS1_LDO2 0x02#define TPS65917_LDO_SHORT_STATUS1_LDO2_SHIFT 0x01#define TPS65917_LDO_SHORT_STATUS1_LDO1 0x01#define TPS65917_LDO_SHORT_STATUS1_LDO1_SHIFT 0x00
/* Bit definitions for LDO_SHORT_STATUS2 */#define TPS65917_LDO_SHORT_STATUS2_LDO3 0x04#define TPS65917_LDO_SHORT_STATUS2_LDO3_SHIFT 0x02#define TPS65917_LDO_SHORT_STATUS2_LDO5 0x02#define TPS65917_LDO_SHORT_STATUS2_LDO5_SHIFT 0x01
/* Bit definitions for LDO_SHORT_STATUS2 */#define TPS65917_LDO_SHORT_STATUS2_LDOVANA 0x80#define TPS65917_LDO_SHORT_STATUS2_LDOVANA_SHIFT 0x07
/* Bit definitions for REGEN1_CTRL */#define TPS65917_REGEN1_CTRL_STATUS 0x10#define TPS65917_REGEN1_CTRL_STATUS_SHIFT 0x04#define TPS65917_REGEN1_CTRL_MODE_SLEEP 0x04#define TPS65917_REGEN1_CTRL_MODE_SLEEP_SHIFT 0x02#define TPS65917_REGEN1_CTRL_MODE_ACTIVE 0x01#define TPS65917_REGEN1_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for PLLEN_CTRL */#define TPS65917_PLLEN_CTRL_STATUS 0x10#define TPS65917_PLLEN_CTRL_STATUS_SHIFT 0x04#define TPS65917_PLLEN_CTRL_MODE_SLEEP 0x04#define TPS65917_PLLEN_CTRL_MODE_SLEEP_SHIFT 0x02#define TPS65917_PLLEN_CTRL_MODE_ACTIVE 0x01#define TPS65917_PLLEN_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for REGEN2_CTRL */#define TPS65917_REGEN2_CTRL_STATUS 0x10#define TPS65917_REGEN2_CTRL_STATUS_SHIFT 0x04#define TPS65917_REGEN2_CTRL_MODE_SLEEP 0x04#define TPS65917_REGEN2_CTRL_MODE_SLEEP_SHIFT 0x02#define TPS65917_REGEN2_CTRL_MODE_ACTIVE 0x01#define TPS65917_REGEN2_CTRL_MODE_ACTIVE_SHIFT 0x00
/* Bit definitions for NSLEEP_RES_ASSIGN */#define TPS65917_NSLEEP_RES_ASSIGN_PLL_EN 0x08#define TPS65917_NSLEEP_RES_ASSIGN_PLL_EN_SHIFT 0x03#define TPS65917_NSLEEP_RES_ASSIGN_REGEN3 0x04#define TPS65917_NSLEEP_RES_ASSIGN_REGEN3_SHIFT 0x02#define TPS65917_NSLEEP_RES_ASSIGN_REGEN2 0x02#define TPS65917_NSLEEP_RES_ASSIGN_REGEN2_SHIFT 0x01#define TPS65917_NSLEEP_RES_ASSIGN_REGEN1 0x01#define TPS65917_NSLEEP_RES_ASSIGN_REGEN1_SHIFT 0x00
/* Bit definitions for NSLEEP_SMPS_ASSIGN */#define TPS65917_NSLEEP_SMPS_ASSIGN_SMPS5 0x40#define TPS65917_NSLEEP_SMPS_ASSIGN_SMPS5_SHIFT 0x06#define TPS65917_NSLEEP_SMPS_ASSIGN_SMPS4 0x10#define TPS65917_NSLEEP_SMPS_ASSIGN_SMPS4_SHIFT 0x04#define TPS65917_NSLEEP_SMPS_ASSIGN_SMPS3 0x08#define TPS65917_NSLEEP_SMPS_ASSIGN_SMPS3_SHIFT 0x03#define TPS65917_NSLEEP_SMPS_ASSIGN_SMPS2 0x02#define TPS65917_NSLEEP_SMPS_ASSIGN_SMPS2_SHIFT 0x01#define TPS65917_NSLEEP_SMPS_ASSIGN_SMPS1 0x01#define TPS65917_NSLEEP_SMPS_ASSIGN_SMPS1_SHIFT 0x00
/* Bit definitions for NSLEEP_LDO_ASSIGN1 */#define TPS65917_NSLEEP_LDO_ASSIGN1_LDO4 0x80#define TPS65917_NSLEEP_LDO_ASSIGN1_LDO4_SHIFT 0x07#define TPS65917_NSLEEP_LDO_ASSIGN1_LDO2 0x02#define TPS65917_NSLEEP_LDO_ASSIGN1_LDO2_SHIFT 0x01#define TPS65917_NSLEEP_LDO_ASSIGN1_LDO1 0x01#define TPS65917_NSLEEP_LDO_ASSIGN1_LDO1_SHIFT 0x00
/* Bit definitions for NSLEEP_LDO_ASSIGN2 */#define TPS65917_NSLEEP_LDO_ASSIGN2_LDO3 0x04#define TPS65917_NSLEEP_LDO_ASSIGN2_LDO3_SHIFT 0x02#define TPS65917_NSLEEP_LDO_ASSIGN2_LDO5 0x02#define TPS65917_NSLEEP_LDO_ASSIGN2_LDO5_SHIFT 0x01
/* Bit definitions for ENABLE1_RES_ASSIGN */#define TPS65917_ENABLE1_RES_ASSIGN_PLLEN 0x08#define TPS65917_ENABLE1_RES_ASSIGN_PLLEN_SHIFT 0x03#define TPS65917_ENABLE1_RES_ASSIGN_REGEN3 0x04#define TPS65917_ENABLE1_RES_ASSIGN_REGEN3_SHIFT 0x02#define TPS65917_ENABLE1_RES_ASSIGN_REGEN2 0x02#define TPS65917_ENABLE1_RES_ASSIGN_REGEN2_SHIFT 0x01#define TPS65917_ENABLE1_RES_ASSIGN_REGEN1 0x01#define TPS65917_ENABLE1_RES_ASSIGN_REGEN1_SHIFT 0x00
/* Bit definitions for ENABLE1_SMPS_ASSIGN */#define TPS65917_ENABLE1_SMPS_ASSIGN_SMPS5 0x40#define TPS65917_ENABLE1_SMPS_ASSIGN_SMPS5_SHIFT 0x06#define TPS65917_ENABLE1_SMPS_ASSIGN_SMPS4 0x10#define TPS65917_ENABLE1_SMPS_ASSIGN_SMPS4_SHIFT 0x04#define TPS65917_ENABLE1_SMPS_ASSIGN_SMPS3 0x08#define TPS65917_ENABLE1_SMPS_ASSIGN_SMPS3_SHIFT 0x03#define TPS65917_ENABLE1_SMPS_ASSIGN_SMPS2 0x02#define TPS65917_ENABLE1_SMPS_ASSIGN_SMPS2_SHIFT 0x01#define TPS65917_ENABLE1_SMPS_ASSIGN_SMPS1 0x01#define TPS65917_ENABLE1_SMPS_ASSIGN_SMPS1_SHIFT 0x00
/* Bit definitions for ENABLE1_LDO_ASSIGN1 */#define TPS65917_ENABLE1_LDO_ASSIGN1_LDO4 0x80#define TPS65917_ENABLE1_LDO_ASSIGN1_LDO4_SHIFT 0x07#define TPS65917_ENABLE1_LDO_ASSIGN1_LDO2 0x02#define TPS65917_ENABLE1_LDO_ASSIGN1_LDO2_SHIFT 0x01#define TPS65917_ENABLE1_LDO_ASSIGN1_LDO1 0x01#define TPS65917_ENABLE1_LDO_ASSIGN1_LDO1_SHIFT 0x00
/* Bit definitions for ENABLE1_LDO_ASSIGN2 */#define TPS65917_ENABLE1_LDO_ASSIGN2_LDO3 0x04#define TPS65917_ENABLE1_LDO_ASSIGN2_LDO3_SHIFT 0x02#define TPS65917_ENABLE1_LDO_ASSIGN2_LDO5 0x02#define TPS65917_ENABLE1_LDO_ASSIGN2_LDO5_SHIFT 0x01
/* Bit definitions for ENABLE2_RES_ASSIGN */#define TPS65917_ENABLE2_RES_ASSIGN_PLLEN 0x08#define TPS65917_ENABLE2_RES_ASSIGN_PLLEN_SHIFT 0x03#define TPS65917_ENABLE2_RES_ASSIGN_REGEN3 0x04#define TPS65917_ENABLE2_RES_ASSIGN_REGEN3_SHIFT 0x02#define TPS65917_ENABLE2_RES_ASSIGN_REGEN2 0x02#define TPS65917_ENABLE2_RES_ASSIGN_REGEN2_SHIFT 0x01#define TPS65917_ENABLE2_RES_ASSIGN_REGEN1 0x01#define TPS65917_ENABLE2_RES_ASSIGN_REGEN1_SHIFT 0x00
/* Bit definitions for ENABLE2_SMPS_ASSIGN */#define TPS65917_ENABLE2_SMPS_ASSIGN_SMPS5 0x40#define TPS65917_ENABLE2_SMPS_ASSIGN_SMPS5_SHIFT 0x06#define TPS65917_ENABLE2_SMPS_ASSIGN_SMPS4 0x10#define TPS65917_ENABLE2_SMPS_ASSIGN_SMPS4_SHIFT 0x04#define TPS65917_ENABLE2_SMPS_ASSIGN_SMPS3 0x08#define TPS65917_ENABLE2_SMPS_ASSIGN_SMPS3_SHIFT 0x03#define TPS65917_ENABLE2_SMPS_ASSIGN_SMPS2 0x02#define TPS65917_ENABLE2_SMPS_ASSIGN_SMPS2_SHIFT 0x01#define TPS65917_ENABLE2_SMPS_ASSIGN_SMPS1 0x01#define TPS65917_ENABLE2_SMPS_ASSIGN_SMPS1_SHIFT 0x00
/* Bit definitions for ENABLE2_LDO_ASSIGN1 */#define TPS65917_ENABLE2_LDO_ASSIGN1_LDO4 0x80#define TPS65917_ENABLE2_LDO_ASSIGN1_LDO4_SHIFT 0x07#define TPS65917_ENABLE2_LDO_ASSIGN1_LDO2 0x02#define TPS65917_ENABLE2_LDO_ASSIGN1_LDO2_SHIFT 0x01#define TPS65917_ENABLE2_LDO_ASSIGN1_LDO1 0x01#define TPS65917_ENABLE2_LDO_ASSIGN1_LDO1_SHIFT 0x00
/* Bit definitions for ENABLE2_LDO_ASSIGN2 */#define TPS65917_ENABLE2_LDO_ASSIGN2_LDO3 0x04#define TPS65917_ENABLE2_LDO_ASSIGN2_LDO3_SHIFT 0x02#define TPS65917_ENABLE2_LDO_ASSIGN2_LDO5 0x02#define TPS65917_ENABLE2_LDO_ASSIGN2_LDO5_SHIFT 0x01
/* Bit definitions for REGEN3_CTRL */#define TPS65917_REGEN3_CTRL_STATUS 0x10#define TPS65917_REGEN3_CTRL_STATUS_SHIFT 0x04#define TPS65917_REGEN3_CTRL_MODE_SLEEP 0x04#define TPS65917_REGEN3_CTRL_MODE_SLEEP_SHIFT 0x02#define TPS65917_REGEN3_CTRL_MODE_ACTIVE 0x01#define TPS65917_REGEN3_CTRL_MODE_ACTIVE_SHIFT 0x00
/* POWERHOLD Mask field for PRIMARY_SECONDARY_PAD2 register */#define TPS65917_PRIMARY_SECONDARY_PAD2_GPIO_5_MASK 0xC
/* Registers for function RESOURCE */#define TPS65917_REGEN1_CTRL 0x2#define TPS65917_PLLEN_CTRL 0x3#define TPS65917_NSLEEP_RES_ASSIGN 0x6#define TPS65917_NSLEEP_SMPS_ASSIGN 0x7#define TPS65917_NSLEEP_LDO_ASSIGN1 0x8#define TPS65917_NSLEEP_LDO_ASSIGN2 0x9#define TPS65917_ENABLE1_RES_ASSIGN 0xA#define TPS65917_ENABLE1_SMPS_ASSIGN 0xB#define TPS65917_ENABLE1_LDO_ASSIGN1 0xC#define TPS65917_ENABLE1_LDO_ASSIGN2 0xD#define TPS65917_ENABLE2_RES_ASSIGN 0xE#define TPS65917_ENABLE2_SMPS_ASSIGN 0xF#define TPS65917_ENABLE2_LDO_ASSIGN1 0x10#define TPS65917_ENABLE2_LDO_ASSIGN2 0x11#define TPS65917_REGEN2_CTRL 0x12#define TPS65917_REGEN3_CTRL 0x13
static inline int palmas_read(struct palmas *palmas, unsigned int base, unsigned int reg, unsigned int *val){ unsigned int addr = PALMAS_BASE_TO_REG(base, reg); int slave_id = PALMAS_BASE_TO_SLAVE(base);
return regmap_read(palmas->regmap[slave_id], addr, val);}
static inline int palmas_write(struct palmas *palmas, unsigned int base, unsigned int reg, unsigned int value){ unsigned int addr = PALMAS_BASE_TO_REG(base, reg); int slave_id = PALMAS_BASE_TO_SLAVE(base);
return regmap_write(palmas->regmap[slave_id], addr, value);}
static inline int palmas_bulk_write(struct palmas *palmas, unsigned int base, unsigned int reg, const void *val, size_t val_count){ unsigned int addr = PALMAS_BASE_TO_REG(base, reg); int slave_id = PALMAS_BASE_TO_SLAVE(base);
return regmap_bulk_write(palmas->regmap[slave_id], addr, val, val_count);}
static inline int palmas_bulk_read(struct palmas *palmas, unsigned int base, unsigned int reg, void *val, size_t val_count){ unsigned int addr = PALMAS_BASE_TO_REG(base, reg); int slave_id = PALMAS_BASE_TO_SLAVE(base);
return regmap_bulk_read(palmas->regmap[slave_id], addr, val, val_count);}
static inline int palmas_update_bits(struct palmas *palmas, unsigned int base, unsigned int reg, unsigned int mask, unsigned int val){ unsigned int addr = PALMAS_BASE_TO_REG(base, reg); int slave_id = PALMAS_BASE_TO_SLAVE(base);
return regmap_update_bits(palmas->regmap[slave_id], addr, mask, val);}
static inline int palmas_irq_get_virq(struct palmas *palmas, int irq){ return regmap_irq_get_virq(palmas->irq_data, irq);}
int palmas_ext_control_req_config(struct palmas *palmas, enum palmas_external_requestor_id ext_control_req_id, int ext_ctrl, bool enable);
#endif /* __LINUX_MFD_PALMAS_H */