Something went wrong. Try again.
(I'm so sorry!) Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
Something went wrong. Try again.
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660/* * Copyright 2012 Advanced Micro Devices, Inc. * * Permission is hereby granted, free of charge, to any person obtaining a * copy of this software and associated documentation files (the "Software"), * to deal in the Software without restriction, including without limitation * the rights to use, copy, modify, merge, publish, distribute, sublicense, * and/or sell copies of the Software, and to permit persons to whom the * Software is furnished to do so, subject to the following conditions: * * The above copyright notice and this permission notice shall be included in * all copies or substantial portions of the Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR * OTHER DEALINGS IN THE SOFTWARE. * */#ifndef __AMDGPU_UCODE_H__#define __AMDGPU_UCODE_H__
#include "amdgpu_socbb.h"
#define RS64_FW_UC_START_ADDR_LO 0x3000
struct common_firmware_header { uint32_t size_bytes; /* size of the entire header+image(s) in bytes */ uint32_t header_size_bytes; /* size of just the header in bytes */ uint16_t header_version_major; /* header version */ uint16_t header_version_minor; /* header version */ uint16_t ip_version_major; /* IP version */ uint16_t ip_version_minor; /* IP version */ uint32_t ucode_version; uint32_t ucode_size_bytes; /* size of ucode in bytes */ uint32_t ucode_array_offset_bytes; /* payload offset from the start of the header */ uint32_t crc32; /* crc32 checksum of the payload */};
/* version_major=1, version_minor=0 */struct mc_firmware_header_v1_0 { struct common_firmware_header header; uint32_t io_debug_size_bytes; /* size of debug array in dwords */ uint32_t io_debug_array_offset_bytes; /* payload offset from the start of the header */};
/* version_major=1, version_minor=0 */struct smc_firmware_header_v1_0 { struct common_firmware_header header; uint32_t ucode_start_addr;};
/* version_major=2, version_minor=0 */struct smc_firmware_header_v2_0 { struct smc_firmware_header_v1_0 v1_0; uint32_t ppt_offset_bytes; /* soft pptable offset */ uint32_t ppt_size_bytes; /* soft pptable size */};
struct smc_soft_pptable_entry { uint32_t id; uint32_t ppt_offset_bytes; uint32_t ppt_size_bytes;};
/* version_major=2, version_minor=1 */struct smc_firmware_header_v2_1 { struct smc_firmware_header_v1_0 v1_0; uint32_t pptable_count; uint32_t pptable_entry_offset;};
struct psp_fw_legacy_bin_desc { uint32_t fw_version; uint32_t offset_bytes; uint32_t size_bytes;};
/* version_major=1, version_minor=0 */struct psp_firmware_header_v1_0 { struct common_firmware_header header; struct psp_fw_legacy_bin_desc sos;};
/* version_major=1, version_minor=1 */struct psp_firmware_header_v1_1 { struct psp_firmware_header_v1_0 v1_0; struct psp_fw_legacy_bin_desc toc; struct psp_fw_legacy_bin_desc kdb;};
/* version_major=1, version_minor=2 */struct psp_firmware_header_v1_2 { struct psp_firmware_header_v1_0 v1_0; struct psp_fw_legacy_bin_desc res; struct psp_fw_legacy_bin_desc kdb;};
/* version_major=1, version_minor=3 */struct psp_firmware_header_v1_3 { struct psp_firmware_header_v1_1 v1_1; struct psp_fw_legacy_bin_desc spl; struct psp_fw_legacy_bin_desc rl; struct psp_fw_legacy_bin_desc sys_drv_aux; struct psp_fw_legacy_bin_desc sos_aux;};
struct psp_fw_bin_desc { uint32_t fw_type; uint32_t fw_version; uint32_t offset_bytes; uint32_t size_bytes;};
enum psp_fw_type { PSP_FW_TYPE_UNKOWN, PSP_FW_TYPE_PSP_SOS, PSP_FW_TYPE_PSP_SYS_DRV, PSP_FW_TYPE_PSP_KDB, PSP_FW_TYPE_PSP_TOC, PSP_FW_TYPE_PSP_SPL, PSP_FW_TYPE_PSP_RL, PSP_FW_TYPE_PSP_SOC_DRV, PSP_FW_TYPE_PSP_INTF_DRV, PSP_FW_TYPE_PSP_DBG_DRV, PSP_FW_TYPE_PSP_RAS_DRV, PSP_FW_TYPE_PSP_IPKEYMGR_DRV, PSP_FW_TYPE_PSP_SPDM_DRV, PSP_FW_TYPE_MAX_INDEX,};
/* version_major=2, version_minor=0 */struct psp_firmware_header_v2_0 { struct common_firmware_header header; uint32_t psp_fw_bin_count; struct psp_fw_bin_desc psp_fw_bin[];};
/* version_major=2, version_minor=1 */struct psp_firmware_header_v2_1 { struct common_firmware_header header; uint32_t psp_fw_bin_count; uint32_t psp_aux_fw_bin_index; struct psp_fw_bin_desc psp_fw_bin[];};
/* version_major=1, version_minor=0 */struct ta_firmware_header_v1_0 { struct common_firmware_header header; struct psp_fw_legacy_bin_desc xgmi; struct psp_fw_legacy_bin_desc ras; struct psp_fw_legacy_bin_desc hdcp; struct psp_fw_legacy_bin_desc dtm; struct psp_fw_legacy_bin_desc securedisplay;};
enum ta_fw_type { TA_FW_TYPE_UNKOWN, TA_FW_TYPE_PSP_ASD, TA_FW_TYPE_PSP_XGMI, TA_FW_TYPE_PSP_RAS, TA_FW_TYPE_PSP_HDCP, TA_FW_TYPE_PSP_DTM, TA_FW_TYPE_PSP_RAP, TA_FW_TYPE_PSP_SECUREDISPLAY, TA_FW_TYPE_PSP_XGMI_AUX, TA_FW_TYPE_MAX_INDEX,};
/* version_major=2, version_minor=0 */struct ta_firmware_header_v2_0 { struct common_firmware_header header; uint32_t ta_fw_bin_count; struct psp_fw_bin_desc ta_fw_bin[];};
/* version_major=1, version_minor=0 */struct gfx_firmware_header_v1_0 { struct common_firmware_header header; uint32_t ucode_feature_version; uint32_t jt_offset; /* jt location */ uint32_t jt_size; /* size of jt */};
/* version_major=2, version_minor=0 */struct gfx_firmware_header_v2_0 { struct common_firmware_header header; uint32_t ucode_feature_version; uint32_t ucode_size_bytes; uint32_t ucode_offset_bytes; uint32_t data_size_bytes; uint32_t data_offset_bytes; uint32_t ucode_start_addr_lo; uint32_t ucode_start_addr_hi;};
/* version_major=1, version_minor=0 */struct mes_firmware_header_v1_0 { struct common_firmware_header header; uint32_t mes_ucode_version; uint32_t mes_ucode_size_bytes; uint32_t mes_ucode_offset_bytes; uint32_t mes_ucode_data_version; uint32_t mes_ucode_data_size_bytes; uint32_t mes_ucode_data_offset_bytes; uint32_t mes_uc_start_addr_lo; uint32_t mes_uc_start_addr_hi; uint32_t mes_data_start_addr_lo; uint32_t mes_data_start_addr_hi;};
/* version_major=1, version_minor=0 */struct rlc_firmware_header_v1_0 { struct common_firmware_header header; uint32_t ucode_feature_version; uint32_t save_and_restore_offset; uint32_t clear_state_descriptor_offset; uint32_t avail_scratch_ram_locations; uint32_t master_pkt_description_offset;};
/* version_major=2, version_minor=0 */struct rlc_firmware_header_v2_0 { struct common_firmware_header header; uint32_t ucode_feature_version; uint32_t jt_offset; /* jt location */ uint32_t jt_size; /* size of jt */ uint32_t save_and_restore_offset; uint32_t clear_state_descriptor_offset; uint32_t avail_scratch_ram_locations; uint32_t reg_restore_list_size; uint32_t reg_list_format_start; uint32_t reg_list_format_separate_start; uint32_t starting_offsets_start; uint32_t reg_list_format_size_bytes; /* size of reg list format array in bytes */ uint32_t reg_list_format_array_offset_bytes; /* payload offset from the start of the header */ uint32_t reg_list_size_bytes; /* size of reg list array in bytes */ uint32_t reg_list_array_offset_bytes; /* payload offset from the start of the header */ uint32_t reg_list_format_separate_size_bytes; /* size of reg list format array in bytes */ uint32_t reg_list_format_separate_array_offset_bytes; /* payload offset from the start of the header */ uint32_t reg_list_separate_size_bytes; /* size of reg list array in bytes */ uint32_t reg_list_separate_array_offset_bytes; /* payload offset from the start of the header */};
/* version_major=2, version_minor=1 */struct rlc_firmware_header_v2_1 { struct rlc_firmware_header_v2_0 v2_0; uint32_t reg_list_format_direct_reg_list_length; /* length of direct reg list format array */ uint32_t save_restore_list_cntl_ucode_ver; uint32_t save_restore_list_cntl_feature_ver; uint32_t save_restore_list_cntl_size_bytes; uint32_t save_restore_list_cntl_offset_bytes; uint32_t save_restore_list_gpm_ucode_ver; uint32_t save_restore_list_gpm_feature_ver; uint32_t save_restore_list_gpm_size_bytes; uint32_t save_restore_list_gpm_offset_bytes; uint32_t save_restore_list_srm_ucode_ver; uint32_t save_restore_list_srm_feature_ver; uint32_t save_restore_list_srm_size_bytes; uint32_t save_restore_list_srm_offset_bytes;};
/* version_major=2, version_minor=2 */struct rlc_firmware_header_v2_2 { struct rlc_firmware_header_v2_1 v2_1; uint32_t rlc_iram_ucode_size_bytes; uint32_t rlc_iram_ucode_offset_bytes; uint32_t rlc_dram_ucode_size_bytes; uint32_t rlc_dram_ucode_offset_bytes;};
/* version_major=2, version_minor=3 */struct rlc_firmware_header_v2_3 { struct rlc_firmware_header_v2_2 v2_2; uint32_t rlcp_ucode_version; uint32_t rlcp_ucode_feature_version; uint32_t rlcp_ucode_size_bytes; uint32_t rlcp_ucode_offset_bytes; uint32_t rlcv_ucode_version; uint32_t rlcv_ucode_feature_version; uint32_t rlcv_ucode_size_bytes; uint32_t rlcv_ucode_offset_bytes;};
/* version_major=2, version_minor=4 */struct rlc_firmware_header_v2_4 { struct rlc_firmware_header_v2_3 v2_3; uint32_t global_tap_delays_ucode_size_bytes; uint32_t global_tap_delays_ucode_offset_bytes; uint32_t se0_tap_delays_ucode_size_bytes; uint32_t se0_tap_delays_ucode_offset_bytes; uint32_t se1_tap_delays_ucode_size_bytes; uint32_t se1_tap_delays_ucode_offset_bytes; uint32_t se2_tap_delays_ucode_size_bytes; uint32_t se2_tap_delays_ucode_offset_bytes; uint32_t se3_tap_delays_ucode_size_bytes; uint32_t se3_tap_delays_ucode_offset_bytes;};
/* version_major=2, version_minor=5 */struct rlc_firmware_header_v2_5 { struct rlc_firmware_header_v2_2 v2_2; uint32_t rlc_1_iram_ucode_size_bytes; uint32_t rlc_1_iram_ucode_offset_bytes; uint32_t rlc_1_dram_ucode_size_bytes; uint32_t rlc_1_dram_ucode_offset_bytes;};
/* version_major=1, version_minor=0 */struct sdma_firmware_header_v1_0 { struct common_firmware_header header; uint32_t ucode_feature_version; uint32_t ucode_change_version; uint32_t jt_offset; /* jt location */ uint32_t jt_size; /* size of jt */};
/* version_major=1, version_minor=1 */struct sdma_firmware_header_v1_1 { struct sdma_firmware_header_v1_0 v1_0; uint32_t digest_size;};
/* version_major=2, version_minor=0 */struct sdma_firmware_header_v2_0 { struct common_firmware_header header; uint32_t ucode_feature_version; uint32_t ctx_ucode_size_bytes; /* context thread ucode size */ uint32_t ctx_jt_offset; /* context thread jt location */ uint32_t ctx_jt_size; /* context thread size of jt */ uint32_t ctl_ucode_offset; uint32_t ctl_ucode_size_bytes; /* control thread ucode size */ uint32_t ctl_jt_offset; /* control thread jt location */ uint32_t ctl_jt_size; /* control thread size of jt */};
/* version_major=1, version_minor=0 */struct vpe_firmware_header_v1_0 { struct common_firmware_header header; uint32_t ucode_feature_version; uint32_t ctx_ucode_size_bytes; /* context thread ucode size */ uint32_t ctx_jt_offset; /* context thread jt location */ uint32_t ctx_jt_size; /* context thread size of jt */ uint32_t ctl_ucode_offset; uint32_t ctl_ucode_size_bytes; /* control thread ucode size */ uint32_t ctl_jt_offset; /* control thread jt location */ uint32_t ctl_jt_size; /* control thread size of jt */};
/* version_major=1, version_minor=0 */struct umsch_mm_firmware_header_v1_0 { struct common_firmware_header header; uint32_t umsch_mm_ucode_version; uint32_t umsch_mm_ucode_size_bytes; uint32_t umsch_mm_ucode_offset_bytes; uint32_t umsch_mm_ucode_data_version; uint32_t umsch_mm_ucode_data_size_bytes; uint32_t umsch_mm_ucode_data_offset_bytes; uint32_t umsch_mm_irq_start_addr_lo; uint32_t umsch_mm_irq_start_addr_hi; uint32_t umsch_mm_uc_start_addr_lo; uint32_t umsch_mm_uc_start_addr_hi; uint32_t umsch_mm_data_start_addr_lo; uint32_t umsch_mm_data_start_addr_hi;};
/* version_major=3, version_minor=0 */struct sdma_firmware_header_v3_0 { struct common_firmware_header header; uint32_t ucode_feature_version; uint32_t ucode_offset_bytes; uint32_t ucode_size_bytes;};
/* gpu info payload */struct gpu_info_firmware_v1_0 { uint32_t gc_num_se; uint32_t gc_num_cu_per_sh; uint32_t gc_num_sh_per_se; uint32_t gc_num_rb_per_se; uint32_t gc_num_tccs; uint32_t gc_num_gprs; uint32_t gc_num_max_gs_thds; uint32_t gc_gs_table_depth; uint32_t gc_gsprim_buff_depth; uint32_t gc_parameter_cache_depth; uint32_t gc_double_offchip_lds_buffer; uint32_t gc_wave_size; uint32_t gc_max_waves_per_simd; uint32_t gc_max_scratch_slots_per_cu; uint32_t gc_lds_size;};
struct gpu_info_firmware_v1_1 { struct gpu_info_firmware_v1_0 v1_0; uint32_t num_sc_per_sh; uint32_t num_packer_per_sc;};
/* gpu info payload * version_major=1, version_minor=1 */struct gpu_info_firmware_v1_2 { struct gpu_info_firmware_v1_1 v1_1; struct gpu_info_soc_bounding_box_v1_0 soc_bounding_box;};
/* version_major=1, version_minor=0 */struct gpu_info_firmware_header_v1_0 { struct common_firmware_header header; uint16_t version_major; /* version */ uint16_t version_minor; /* version */};
/* version_major=1, version_minor=0 */struct dmcu_firmware_header_v1_0 { struct common_firmware_header header; uint32_t intv_offset_bytes; /* interrupt vectors offset from end of header, in bytes */ uint32_t intv_size_bytes; /* size of interrupt vectors, in bytes */};
/* version_major=1, version_minor=0 */struct dmcub_firmware_header_v1_0 { struct common_firmware_header header; uint32_t inst_const_bytes; /* size of instruction region, in bytes */ uint32_t bss_data_bytes; /* size of bss/data region, in bytes */};
/* version_major=1, version_minor=0 */struct imu_firmware_header_v1_0 { struct common_firmware_header header; uint32_t imu_iram_ucode_size_bytes; uint32_t imu_iram_ucode_offset_bytes; uint32_t imu_dram_ucode_size_bytes; uint32_t imu_dram_ucode_offset_bytes;};
/* header is fixed size */union amdgpu_firmware_header { struct common_firmware_header common; struct mc_firmware_header_v1_0 mc; struct smc_firmware_header_v1_0 smc; struct smc_firmware_header_v2_0 smc_v2_0; struct psp_firmware_header_v1_0 psp; struct psp_firmware_header_v1_1 psp_v1_1; struct psp_firmware_header_v1_3 psp_v1_3; struct psp_firmware_header_v2_0 psp_v2_0; struct psp_firmware_header_v2_0 psp_v2_1; struct ta_firmware_header_v1_0 ta; struct ta_firmware_header_v2_0 ta_v2_0; struct gfx_firmware_header_v1_0 gfx; struct gfx_firmware_header_v2_0 gfx_v2_0; struct rlc_firmware_header_v1_0 rlc; struct rlc_firmware_header_v2_0 rlc_v2_0; struct rlc_firmware_header_v2_1 rlc_v2_1; struct rlc_firmware_header_v2_2 rlc_v2_2; struct rlc_firmware_header_v2_3 rlc_v2_3; struct rlc_firmware_header_v2_4 rlc_v2_4; struct rlc_firmware_header_v2_5 rlc_v2_5; struct sdma_firmware_header_v1_0 sdma; struct sdma_firmware_header_v1_1 sdma_v1_1; struct sdma_firmware_header_v2_0 sdma_v2_0; struct sdma_firmware_header_v3_0 sdma_v3_0; struct gpu_info_firmware_header_v1_0 gpu_info; struct dmcu_firmware_header_v1_0 dmcu; struct dmcub_firmware_header_v1_0 dmcub; struct imu_firmware_header_v1_0 imu; uint8_t raw[0x100];};
#define UCODE_MAX_PSP_PACKAGING (((sizeof(union amdgpu_firmware_header) - sizeof(struct common_firmware_header) - 4) / sizeof(struct psp_fw_bin_desc)) * 2)
/* * fw loading support */enum AMDGPU_UCODE_ID { AMDGPU_UCODE_ID_CAP = 0, AMDGPU_UCODE_ID_MP5, AMDGPU_UCODE_ID_SDMA0, AMDGPU_UCODE_ID_SDMA1, AMDGPU_UCODE_ID_SDMA2, AMDGPU_UCODE_ID_SDMA3, AMDGPU_UCODE_ID_SDMA4, AMDGPU_UCODE_ID_SDMA5, AMDGPU_UCODE_ID_SDMA6, AMDGPU_UCODE_ID_SDMA7, AMDGPU_UCODE_ID_SDMA_UCODE_TH0, AMDGPU_UCODE_ID_SDMA_UCODE_TH1, AMDGPU_UCODE_ID_SDMA_RS64, AMDGPU_UCODE_ID_CP_CE, AMDGPU_UCODE_ID_CP_PFP, AMDGPU_UCODE_ID_CP_ME, AMDGPU_UCODE_ID_CP_RS64_PFP, AMDGPU_UCODE_ID_CP_RS64_ME, AMDGPU_UCODE_ID_CP_RS64_MEC, AMDGPU_UCODE_ID_CP_RS64_PFP_P0_STACK, AMDGPU_UCODE_ID_CP_RS64_PFP_P1_STACK, AMDGPU_UCODE_ID_CP_RS64_ME_P0_STACK, AMDGPU_UCODE_ID_CP_RS64_ME_P1_STACK, AMDGPU_UCODE_ID_CP_RS64_MEC_P0_STACK, AMDGPU_UCODE_ID_CP_RS64_MEC_P1_STACK, AMDGPU_UCODE_ID_CP_RS64_MEC_P2_STACK, AMDGPU_UCODE_ID_CP_RS64_MEC_P3_STACK, AMDGPU_UCODE_ID_CP_RS64_MEC_P4_STACK, AMDGPU_UCODE_ID_CP_RS64_MEC_P5_STACK, AMDGPU_UCODE_ID_CP_RS64_MEC_P6_STACK, AMDGPU_UCODE_ID_CP_RS64_MEC_P7_STACK, AMDGPU_UCODE_ID_CP_MEC1, AMDGPU_UCODE_ID_CP_MEC1_JT, AMDGPU_UCODE_ID_CP_MEC2, AMDGPU_UCODE_ID_CP_MEC2_JT, AMDGPU_UCODE_ID_CP_MES, AMDGPU_UCODE_ID_CP_MES_DATA, AMDGPU_UCODE_ID_CP_MES1, AMDGPU_UCODE_ID_CP_MES1_DATA, AMDGPU_UCODE_ID_IMU_I, AMDGPU_UCODE_ID_IMU_D, AMDGPU_UCODE_ID_GLOBAL_TAP_DELAYS, AMDGPU_UCODE_ID_SE0_TAP_DELAYS, AMDGPU_UCODE_ID_SE1_TAP_DELAYS, AMDGPU_UCODE_ID_SE2_TAP_DELAYS, AMDGPU_UCODE_ID_SE3_TAP_DELAYS, AMDGPU_UCODE_ID_RLC_RESTORE_LIST_CNTL, AMDGPU_UCODE_ID_RLC_RESTORE_LIST_GPM_MEM, AMDGPU_UCODE_ID_RLC_RESTORE_LIST_SRM_MEM, AMDGPU_UCODE_ID_RLC_IRAM, AMDGPU_UCODE_ID_RLC_DRAM, AMDGPU_UCODE_ID_RLC_IRAM_1, AMDGPU_UCODE_ID_RLC_DRAM_1, AMDGPU_UCODE_ID_RLC_P, AMDGPU_UCODE_ID_RLC_V, AMDGPU_UCODE_ID_RLC_G, AMDGPU_UCODE_ID_STORAGE, AMDGPU_UCODE_ID_SMC, AMDGPU_UCODE_ID_PPTABLE, AMDGPU_UCODE_ID_UVD, AMDGPU_UCODE_ID_UVD1, AMDGPU_UCODE_ID_VCE, AMDGPU_UCODE_ID_VCN, AMDGPU_UCODE_ID_VCN1, AMDGPU_UCODE_ID_DMCU_ERAM, AMDGPU_UCODE_ID_DMCU_INTV, AMDGPU_UCODE_ID_VCN0_RAM, AMDGPU_UCODE_ID_VCN1_RAM, AMDGPU_UCODE_ID_DMCUB, AMDGPU_UCODE_ID_VPE_CTX, AMDGPU_UCODE_ID_VPE_CTL, AMDGPU_UCODE_ID_VPE, AMDGPU_UCODE_ID_UMSCH_MM_UCODE, AMDGPU_UCODE_ID_UMSCH_MM_DATA, AMDGPU_UCODE_ID_UMSCH_MM_CMD_BUFFER, AMDGPU_UCODE_ID_P2S_TABLE, AMDGPU_UCODE_ID_JPEG_RAM, AMDGPU_UCODE_ID_ISP, AMDGPU_UCODE_ID_MAXIMUM,};
/* engine firmware status */enum AMDGPU_UCODE_STATUS { AMDGPU_UCODE_STATUS_INVALID, AMDGPU_UCODE_STATUS_NOT_LOADED, AMDGPU_UCODE_STATUS_LOADED,};
enum amdgpu_firmware_load_type { AMDGPU_FW_LOAD_DIRECT = 0, AMDGPU_FW_LOAD_PSP, AMDGPU_FW_LOAD_SMU, AMDGPU_FW_LOAD_RLC_BACKDOOR_AUTO,};
enum amdgpu_ucode_required { AMDGPU_UCODE_OPTIONAL, AMDGPU_UCODE_REQUIRED,};
/* conform to smu_ucode_xfer_cz.h */#define AMDGPU_SDMA0_UCODE_LOADED 0x00000001#define AMDGPU_SDMA1_UCODE_LOADED 0x00000002#define AMDGPU_CPCE_UCODE_LOADED 0x00000004#define AMDGPU_CPPFP_UCODE_LOADED 0x00000008#define AMDGPU_CPME_UCODE_LOADED 0x00000010#define AMDGPU_CPMEC1_UCODE_LOADED 0x00000020#define AMDGPU_CPMEC2_UCODE_LOADED 0x00000040#define AMDGPU_CPRLC_UCODE_LOADED 0x00000100
/* amdgpu firmware info */struct amdgpu_firmware_info { /* ucode ID */ enum AMDGPU_UCODE_ID ucode_id; /* request_firmware */ const struct firmware *fw; /* starting mc address */ uint64_t mc_addr; /* kernel linear address */ void *kaddr; /* ucode_size_bytes */ uint32_t ucode_size; /* starting tmr mc address */ uint32_t tmr_mc_addr_lo; uint32_t tmr_mc_addr_hi;};
struct amdgpu_firmware { struct amdgpu_firmware_info ucode[AMDGPU_UCODE_ID_MAXIMUM]; enum amdgpu_firmware_load_type load_type; struct amdgpu_bo *fw_buf; unsigned int fw_size; unsigned int max_ucodes; /* firmwares are loaded by psp instead of smu from vega10 */ const struct amdgpu_psp_funcs *funcs; struct amdgpu_bo *rbuf; struct mutex mutex;
/* gpu info firmware data pointer */ const struct firmware *gpu_info_fw;
void *fw_buf_ptr; uint64_t fw_buf_mc; uint32_t pldm_version;};
struct kicker_device{ unsigned short device; u8 revision;};
void amdgpu_ucode_print_mc_hdr(const struct common_firmware_header *hdr);void amdgpu_ucode_print_smc_hdr(const struct common_firmware_header *hdr);void amdgpu_ucode_print_imu_hdr(const struct common_firmware_header *hdr);void amdgpu_ucode_print_gfx_hdr(const struct common_firmware_header *hdr);void amdgpu_ucode_print_rlc_hdr(const struct common_firmware_header *hdr);void amdgpu_ucode_print_sdma_hdr(const struct common_firmware_header *hdr);void amdgpu_ucode_print_psp_hdr(const struct common_firmware_header *hdr);void amdgpu_ucode_print_gpu_info_hdr(const struct common_firmware_header *hdr);__printf(4, 5)int amdgpu_ucode_request(struct amdgpu_device *adev, const struct firmware **fw, enum amdgpu_ucode_required required, const char *fmt, ...);void amdgpu_ucode_release(const struct firmware **fw);bool amdgpu_ucode_hdr_version(union amdgpu_firmware_header *hdr, uint16_t hdr_major, uint16_t hdr_minor);
int amdgpu_ucode_init_bo(struct amdgpu_device *adev);int amdgpu_ucode_create_bo(struct amdgpu_device *adev);int amdgpu_ucode_sysfs_init(struct amdgpu_device *adev);void amdgpu_ucode_free_bo(struct amdgpu_device *adev);void amdgpu_ucode_sysfs_fini(struct amdgpu_device *adev);
enum amdgpu_firmware_load_typeamdgpu_ucode_get_load_type(struct amdgpu_device *adev, int load_type);
const char *amdgpu_ucode_name(enum AMDGPU_UCODE_ID ucode_id);
void amdgpu_ucode_ip_version_decode(struct amdgpu_device *adev, int block_type, char *ucode_prefix, int len);bool amdgpu_is_kicker_fw(struct amdgpu_device *adev);
#endif